杜源，副教授，博士生导师，国家级青年人才计划获得者，IEEE高级会员，中国电子学会（CIE）高级会员，中国计算机学会（CCF）高级会员。现任IEEE标准协会专用领域加速器(DSA)方向专家组成员、超大规模集成电路及应用(VSA)技术委员会委员，中国计算机学会(CCF)集成电路设计专委、容错计算专委执行委员等。本科毕业于东南大学吴健雄学院(强化班)信息工程专业，硕士、博士均毕业于美国加州大学洛杉矶分校(UCLA)，博士期间师从美国国家工程院院士、美国发明学院院士张懋中(M.C. Frank Chang) 教授，先后承担多项美国权威机构资助课题，获得博通(Broadcom)青年学者基金。博士毕业后，作为美国耐能公司(Kneron)创始团队成员，完成业内首款面向智能家居物联网的人工智能芯片量产。杜源博士在IEEE权威期刊及行业顶级会议上发表论文40余篇，包括4篇JSSC，2篇ISSCC，2篇VLSI，获得授权美国专利11项，并获IEEE Circuits and Systems Society(电路与系统学会)达林顿（Darlington）最佳期刊论文奖。主持国家重点研发计划青年科学家项目，国家自然科学基金青年项目，江苏省自然科学基金青年项目，中国计算机学会(CCF)-蚂蚁科研基金项目等。先后入选海外国家级青年人才(2019)、华为“紫金学者” (2020)、江苏省“双创人才” (2021)等，现阶段主要从事高速芯片互联与异构智能计算方向的科研工作。

高速互联芯片设计：Chiplet芯粒间/存储器与加速器间/传感器与加速器间高速互联，高速光通信时钟数据恢复，有线/无线高速SerDes Transceiver等；

智能计算与感知芯片设计：人工智能芯片，光电融合计算、存内计算芯片

 《高级模拟与射频集成电路设计与实践》

1.高速互联：

[1.1] Y. Du, et.al, A 16-Gb/s 14.7-mW Tri-Band Cognitive Serial Link Transmitter With Forwarded Clock to Enable PAM-16/256-QAM and Channel Response Detection, in IEEE Journal of Solid-State Circuits, vol. 52, no. 4, pp. 1111-1122, April 2017 [IEEE Xplore][PDF]

[1.2] Y. Kim et al., A Millimeter-Wave CMOS Transceiver With Digitally Pre-Distorted PAM-4 Modulation for Contactless Communications, in IEEE Journal of Solid-State Circuits, vol. 54, no. 6, pp. 1600-1612, June 2019

[1.3] J. Du, et.al, A 28-mW 32-Gb/s/pin 16-QAM Single-Ended Transceiver for High-Speed Memory Interface, 2020 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, 2020, pp. 1-2

2.智能计算：

[2.1] L. Du, et.al, A Reconfigurable Streaming Deep Convolutional Neural Network Accelerator for Internet of Things, in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 1, pp. 198-208, Jan. 2018（IEEE CAS Dalington Best Paper, 2021） [IEEE Xplore][PDF]

[2.2] Z. Shao et al., Memory-Efficient CNN Accelerator Based on Interlayer Feature Map Compression, in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 2, pp. 668-681, Feb. 2022 [IEEE Xplore] [PDF]

[2.3] L. Du, et.al, A Reconfigurable 64-Dimension K-Means Clustering Accelerator with Adaptive Overflow Control, in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 4, pp. 760-764, Apr. 2020.

3.新型计算器件、新型计算架构：

[3.1] Y. Du, et al., Characterization of Programmable Charge-Trap Transistors (CTTs) in Standard 28-nm CMOS for Nonvolatile Memory and Analog Arithmetic Applications, in IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 7, no. 1, pp. 10-17, June 2021 [IEEE Xplore][PDF]

[3.2] Y. Du, et al., An Analog Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT), in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 10, pp. 1811-1819, Oct. 2019 [IEEE Xplore][PDF]

[3.3] Y. Xiao, W. Fan, Y. Du, L. Du and M. -C. F. Chang, CTT-based Non-Volatile Deep Neural Network Accelerator Design, 2021 18th International SoC Design Conference (ISOCC), 2021, pp. 258-259[IEEE Xplore][PDF]

4.传感及物联网系统：

[4.1] H. Shui, et.al, A Low-Power High-Accuracy Urban Waterlogging Depth Sensor Based on Millimeter-Wave FMCW Radar. Sensors 2022, 22, 1236.

[4.2] Y. Mei, et.al, A Reconfigurable Permutation Based Address Encryption Architecture for Memory Security, 2020 33rd IEEE International System-on-Chip Conference (SOCC), Sep, 2020