

# High-Performance Edge-Line Contact Memristors with In-Plane Solid–Liquid–Solid Grown Silicon Nanowires for Probabilistic Neuromorphic Computing

Lei Yan, Yifei Zhang, Zhiyan Hu, Zongguang Liu, Junzhuang Wang, and Linwei Yu\*



Cite This: *ACS Nano* 2025, 19, 11001–11011



Read Online

ACCESS |



Metrics & More



Article Recommendations




Supporting Information

**ABSTRACT:** Memristors have garnered increasing attention in neuromorphic computing hardware due to their resistive switching characteristics. However, achieving uniformity across devices and further miniaturization for large-scale arrays remain critical challenges. In this study, we demonstrate the scalable production of highly uniform, quasi-one-dimensional diffusive memristors based on heavily doped n-type silicon nanowires (SiNWs) with diameters as small as  $\sim 50$  nm, fabricated via in-plane solid–liquid–solid (IPSLs) growth technology. The edge-line contact structural design improves the control of nucleation sites and the size of conductive filaments (CFs) in Ag/SiO<sub>2</sub>/n-SiNW memristors. These devices exhibit excellent self-compliance threshold switching characteristics, including a low operating voltage ( $\sim 0.8$  V) with a standard deviation of 0.073 V, low leakage current (1 pA), high switching ratio ( $>10^7$ ), ultrafast switching speed ( $\sim 8$  ns), and extremely low switching energy (47.2 fJ per operation). Additionally, we developed neurons with tunable sigmoidal probabilistic activation functions, demonstrating high uniformity across different devices. These neurons achieved an accuracy of 96.2% in binary tumor classification tasks, underscoring the potential of IPSLS-fabricated SiNWs for advanced neuromorphic computing hardware. This work highlights the effectiveness of SiNW-based memristors in addressing challenges in neuromorphic hardware design and their potential for large-scale integration.

**KEYWORDS:** silicon nanowires, in-plane solid–liquid–solid, memristor, edge-line contact, sigmoidal

Positional and Dimensional Constraints



In the era of large-scale models, the increasing demand for efficient information processing has imposed higher requirements on computing hardware, specifically for lower power consumption and faster speeds. Neuromorphic hardware systems, such as memristors, which mimic biological neural functions, are regarded as promising candidates for efficient big data processing due to their low-power consumption and inherent parallelism.<sup>1–3</sup> However, one major obstacle to their widespread adoption is the uncontrolled formation and rupture of conductive filaments (CFs), particularly from active ions like Ag and Cu, in the switching medium. This unpredictability leads to significant performance fluctuations and undermines the reliability of memristor devices.<sup>4–7</sup> As a result, this challenge has hindered the practical implementation of memristors in neuromorphic computing. To address this issue, several ion migration control strategies have been proposed for traditional thin-film memristors. These approaches include specialized electrode designs,<sup>5,8–10</sup> defect engineering,<sup>11–14</sup> interfacial barrier

layers,<sup>15,16</sup> and constraining CF growth. While these methods have shown some success, they often suffer from limitations related to yield, reproducibility, cost-effectiveness, preservation of intrinsic material properties, and scalability for mass production. Furthermore, their effectiveness in controlling filament growth without compromising other device characteristics remains limited.


These approaches demonstrate the feasibility of improving memristor performance by confining the growth and rupture of CF at the nanoscale. Nanowires (NWs), with their inherent nanoscale dimensions, are particularly well-suited for this


**Received:** November 19, 2024

**Revised:** March 4, 2025

**Accepted:** March 5, 2025

**Published:** March 11, 2025





**Figure 1.** One-dimensional (1D) edge-line contact Ag/SiO<sub>2</sub>/n-SiNW memristors fabricated in batches using the IPSLS technique. (a) Schematic illustrating the effect of NW dimension on the confinement of conductive filament (CF) growth, reducing threshold voltage fluctuations through CF control. (b) Schematic of SiNW growth positioned in batches using IPSLS technology, with SiNWs precisely aligned along the trenches. (c) Schematic of a 1D line-contact memristor based on n-SiNWs, enabling easy batch fabrication through trench alignment. (d) Cross-sectional schematic of the Ag/SiO<sub>2</sub>/n-SiNW memristor, where n-SiNW serves as the electrode, the surface SiO<sub>2</sub> layer acts as the functional layer, and the top electrode is Ag. (e) Scanning electron microscopy (SEM) image of n-SiNWs grown along the trenches. (f) Optical microscope images of the fabricated device array (left) and SEM images of the Ag/SiO<sub>2</sub>/n-SiNW memristor, featuring multiple Ag top electrodes (right). Metal pads (Ni) directly contact the n-SiNW, with the surface SiO<sub>2</sub> removed. (g) SEM image of the edge of the Ag/SiO<sub>2</sub>/n-SiNW device, where the combination of high electric field intensity at the electrode edge and the 1D dimensions of the SiNW creates a localized quasi-zero-dimensional CF formation region. (h) Diameter distribution of n-SiNWs. (i) Ohmic contact between the n-SiNW and the pad, eliminating the interference of contact barriers with device performance. (j) Conductive current of a 10  $\times$  10 n-SiNW cell array, where “dead cells” indicate the absence of n-SiNWs.

purpose. The nanoscale structural characteristics of NW-based memristors ensure that switching events are highly spatially localized, effectively constraining CF growth.<sup>17–22</sup> This precise control over CF dynamics contributes to reducing threshold voltage fluctuations in the devices, as illustrated in Figure 1a. So far, to fabricate ultrathin NW channels, there are two primary fabrication strategies: high-precision lithography and catalyst-assisted growth/formation. While high-precision lithography enables precise patterning and integration, its high cost limits scalability.<sup>23,24</sup> In contrast, catalyst-assisted growth/formation, such as the well-established vapor–liquid–solid (VLS) or metal-assisted chemical etching mechanism, offers a simple and cost-effective approach for producing ultrathin NWs. However, NWs are typically obtained as vertical bundles

that need to be transferred and rearranged on planar substrates for memristor or other electronic device fabrication.<sup>17,25,26</sup> This “transfer-and-place” approach represents a formidable technological challenge for achieving reliable large-scale integration. Though numerous postgrowth assembly techniques, such as nanoscale combing,<sup>25</sup> surface-controlled contact printing of NWs,<sup>27–29</sup> magnetic field alignment,<sup>30,31</sup> electric field alignment,<sup>32,33</sup> and fluidic alignment,<sup>34</sup> have been explored to enhance the spatial control of the transferred NWs, achieving a deterministic positional control and precise integration of individual SiNWs on planar substrates remains highly challenging. In addition, high-precision electron beam lithography (EBL) is typically required to align and pattern electrodes upon individual NWs,<sup>22,35,36</sup> which is too expensive

or inefficient for scalable and high-precision integration NW-based memristor applications.

In comparison, the in-plane solid–liquid–solid (IPSLs) SiNWs growth technique presents an effective solution by enabling the selective growth of SiNWs at predefined locations, guided by simple step edges.<sup>37,38</sup> This method ensures precise spatial control, seamlessly integrates with subsequent electrode fabrication, as illustrated in Figure 1b,c, and effectively eliminates the reliance on high-precision lithography. Comparison of different technologies used to assemble catalytic NWs is shown in Table S1. By completely eliminating postgrowth transfer and assembly steps, IPSLS technique not only streamlines the manufacturing process but also facilitates large-scale, batch production, significantly reducing costs while demonstrating the capability for high integration density<sup>39,40</sup> and morphological control.<sup>41–43</sup> Furthermore, its ability to support advanced architectures, such as three-dimensional (3D) stacking, positions it as an ideal candidate for memristor logic functionality integration.<sup>44,45</sup>

In this work, we employed IPSLS mechanism to fabricate heavily doped n-type SiNWs (n-SiNWs) with a diameter as small as  $\sim 50$  nm, achieving a low resistivity of  $1.89 \times 10^{-3}$   $\Omega$ -cm. These IPSLS n-SiNWs were first used as electrodes in edge-line contact diffusion memristors, with a SiO<sub>2</sub> insulating layer and a silver (Ag) top electrode. The quasi-one-dimensional design, combined with edge-induced electric field enhancement, localized CF growth while maintaining control over CF position and size, resulting in improved device uniformity. The resulting devices exhibited excellent self-compliance threshold switching characteristics, including a low operating voltage of 0.8 V (standard deviation of 0.073 V), a switching ratio exceeding  $10^7$ , a low leakage current of 1 pA, an ultrafast switching speed of  $\sim 8$  ns, and extremely low switching energy consumption of 47.2 fJ per operation. Finally, we developed passive artificial neurons based on these n-SiNW memristors, which exhibited tunable sigmoidal probability activation functions. The neurons demonstrated good uniformity and achieved an accuracy of up to 96.2% in binary tumor recognition tasks.


## RESULTS AND DISCUSSION

**Fabrication and Electrical Characteristics of n-SiNW Memristors.** Utilizing the IPSLS method, SiNWs can be precisely positioned and grown in batches along the etched single-side edge, as illustrated in the schematic in Figure 1b and the scanning electron microscope (SEM) image of SiNWs in Figure 1e. This approach enables the direct synthesis of n-SiNWs at their designated device locations, streamlining the efficient large-scale fabrication of one-dimensional line-contact memristors, as illustrated in Figure 1c. The complete device fabrication process is detailed in Figure S1, with step-by-step procedures provided in the Methods section (Guiding Edge and Catalyst Formation; Growth of n-SiNW Arrays by IPSLS Strategy; Ag/SiO<sub>2</sub>/n-SiNW Memristors Fabrication), and all these fabrication procedures are well-established and widely adopted in standard and industrial-scale manufacturing. The cross-sectional schematic of the Ag/SiO<sub>2</sub>/n-SiNW memristor is depicted in Figure 1d. In this structure, the SiNW serves as the bottom electrode, Ag as the top electrode, and the SiO<sub>2</sub> layer (with a thickness of  $\sim 4$  nm, as shown in the cross-sectional image of the SiNW in Figure S2a) on the SiNW acts as the insulating dielectric layer, within which the Ag CF forms. Figure 1f highlights the fabricated n-SiNW memristor array

(left) and a SEM image of an individual unit (right), where the pad metal directly contacts the n-SiNW to enable testing (with the SiO<sub>2</sub> layer removed). The top electrode (Ag) has a width of 10  $\mu$ m, forming a quasi-one-dimensional line contact with the n-SiNW, and its multielectrode input configuration mimics a biological morphology. The SEM image of the critical region of the n-SiNW memristor in each unit is shown in Figure 1g, with the device region outlined by the blue dashed line corresponding to the cross-sectional schematic in Figure 1d. Notably, at the electrode edges, abrupt structural transitions lead to nonplanar surfaces, resulting in a significant increase in local electric field intensity—commonly referred to as the electrode edge effect.<sup>46,47</sup> The migration of Ag ions within the dielectric layer is positively correlated with the electric field strength.<sup>5</sup> The enhanced local electric field is expected to increase the probability of CF formation at the edges of the Ag electrode (a detailed discussion on the edge effect is provided in Figure 3e,f), thereby creating a localized quasi-zero-dimensional switching region, as illustrated in Figure 1g. Compared to the inherent uncertainties in CF growth dynamics in film devices, the edge-line structural design of the n-SiNW memristor holds potential for achieving highly uniform and reproducible switching characteristics.

The IPSLS technique facilitates the efficient large-scale growth of SiNWs extending beyond hundreds of micrometers, as evidenced by the planar SEM image of batch-fabricated SiNWs in Figure S2b. Meanwhile, the diameter fluctuations of n-SiNWs are remarkably low (the planar SEM image of a single SiNW in Figure S2c), and statistical analysis in Figure 1h indicates an average diameter of 52 nm, ensuring exceptional uniformity and reliable device performance. For the n-SiNW-based memristors designed in this work, achieving Ohmic contact between the n-SiNW and the metal pad used for electrical connection is essential, as it eliminates interference from contact barriers and other factors, thereby facilitating the accurate characterization of the intrinsic properties of the Ag/SiO<sub>2</sub>/n-SiNW memristor. Figure 1i demonstrates the excellent Ohmic contact between n-SiNWs and Ni, with a calculated resistivity of  $\rho = 1.89 \times 10^3$   $\Omega$ -cm. Similarly, good Ohmic contacts are achieved with metals like Pt/Au or Pt/Al, as shown in Figure S3. The resistance of n-SiNWs increases with temperature, exhibiting a temperature coefficient of resistance of 0.07%/K, indicative of metallic behavior and confirming that the n-SiNWs are degenerate doped as shown in Figure S4. This exceptional conductivity positions n-SiNWs as a promising candidate for use as electrodes. The conductive state of n-SiNWs was assessed in an adjacent  $10 \times 10$  cell array (measuring the current at 1 V between Pad 1 and Pad 2 in Figure 1f), achieving a production yield of up to 94%, as shown in Figure 1j. The characterization and statistical analysis of n-SiNW yield are also consistent, which is shown in Supporting Movie S1. This high yield is critical for scaling up the production of n-SiNW-based memristors. Moreover, the IPSLS approach combines high economic efficiency with robust output, further solidifying its practicality for large-scale manufacturing.

To evaluate the performance improvements brought by the edge-line contact structured design, we compared the basic electrical characteristics of Ag/SiO<sub>2</sub>/n-Si film memristors with Ag/SiO<sub>2</sub>/n-SiNW memristors. The Si film electrode devices exhibited significant performance fluctuations over 100 I–V scanning cycles (with a compliance current of 1  $\mu$ A to avoid nonvolatile switching), as shown in Figure 2a. The statistical




**Figure 2.** Performance comparison between Ag/SiO<sub>2</sub>/n-Si film memristors and Ag/SiO<sub>2</sub>/n-SiNW memristors. For n-Si thin-film memristors: (a) Resistive switching I–V characteristics, (b) Distribution of  $V_{\text{on}}$  and  $V_{\text{off}}$ , and (c) Cumulative probability of HRS/LRS. For n-SiNW memristors: (d) Resistive switching I–V characteristics, (e) Distribution of  $V_{\text{on}}$  and  $V_{\text{off}}$ , and (f) cumulative probability of HRS/LRS, showing significant improvement in intradevice uniformity. (g) High-resolution scan demonstrating ultrafast resistive switching with a subthreshold swing (SS) of 0.013 mV/dec (h) ultrafast switching speed of 8 ns. (i) Comparison of switching ratio and leakage current of n-SiNW memristors with other typical single NW memristors.<sup>22,35,36,48–61</sup>

distributions of turn-on voltage ( $V_{\text{on}}$  ranges from 0.5 to 4 V with a step interval of 0.5 V) and turn-off voltage ( $V_{\text{off}}$  ranges from 0.3 to 2.7 V with a step interval of 0.3 V) (Figure 2b), as well as the cumulative probability distribution of high resistance state (HRS) and low resistance state (LRS) (Figure 2c), showed considerable dispersion. In contrast, the Ag/SiO<sub>2</sub>/n-SiNW memristor demonstrated significantly improved performance. As shown in Figure 2d, the device exhibited stable threshold switching characteristics (with a scanning step size of 0.02 V, and no current limitation), achieving a switching ratio as high as  $10^7$ , a low threshold voltage of  $\sim 0.8$  V, and a leakage current as low as 1 pA. Compared to the Si film electrode device, the standard deviations ( $\sigma$ ) of  $V_{\text{on}}$  (ranges from 0.6 to 0.95 V with a step interval of 0.05 V) and  $V_{\text{off}}$  (ranges from 0.05 to 0.3 V with a step interval of 0.05 V) for the n-SiNW electrode ones, obtained from Gaussian fitting of their statistical distributions, were reduced from 0.33 and 0.71 to 0.037 V (Figure 2e). Additionally, the variation coefficients ( $\sigma/\mu$ ) for the cumulative probability of HRS and LRS, were reduced from 615% and 511% to 43% and 34%, respectively, as shown in Figure 2f. The overall variation range of the SiNW device was significantly improved by an order of magnitude. For device integration, uniformity among different devices is essential, and the threshold voltage statistics of the n-SiNW devices are shown in Figure S5. The spatial distribution of

threshold voltages for  $10 \times 10$  different devices is shown in Figure S6, with minimal variation between devices, yielding a  $\sigma$  of 0.069 V, indicating excellent uniformity. The device yield closely matched the growth yield of n-SiNWs, reaching 93%.

Figure 2g highlights the ultralow turn-on slope of 0.013 mV/dec under high-resolution IV scanning for the n-SiNW device, approaching the lowest reported subthreshold swing (SS).<sup>5</sup> Further testing revealed an ultrafast switching speed of 8 ns under a 4 V pulse stimulus, with a single switching event consuming only 47.2 fJ. Additionally, the self-compliance behavior of the device eliminates the need for an external protective resistor during operation, effectively preventing nonvolatile transitions (Figure S7). A performance comparison with a typical single NW memristor in Figure 2i indicates that the n-SiNW device achieves a higher switching ratio and lower leakage current, which translates to a larger selection ratio and lower static power consumption.<sup>22,35,36,48–61</sup> Furthermore, the IPSLS mechanism employed for the fabrication of single NW memristors provides a cost-effective approach for scalable production. A detailed comparison can be found in Table S2.

**Mechanism of Edge-Line Contact n-SiNW Memristors.** To elucidate the role of the edge-line contact structure in enhancing the performance of SiNW devices, we first investigated the impact of electrode dimensions on CF growth. Specifically, we analyzed the conductive states of a planar Si




**Figure 3.** Switching mechanisms in Ag/SiO<sub>2</sub>/n-SiNW memristors. Device resistance after applying 15 V high-voltage stimulation (compliance current 1  $\mu$ A) (insets show SEM images reflecting device size): (a) n-Si thin-film memristor, (b) n-SiNW memristor with a diameter of 130 nm, (c) n-SiNW memristor with a diameter of 50 nm. (d) Resistance changes in the three types of devices under stimulation after increasing the compliance current to 500  $\mu$ A. (e) Simulated electric field intensity distribution in the Ag/SiO<sub>2</sub>/n-SiNW memristor. (f) Localized high electric field caused by edge effects clarifies the position of CF formation. Schematic representation of Ag CF growth under high bias in three devices: (g) Unrestricted n-Si thin-film memristor forming thick CF, (h) Partially restricted CF formation in 130 nm diameter n-SiNW, (i) More restricted CF formation in 50 nm diameter n-SiNW.

film device (150  $\mu$ m in planar diameter), a SiNW device with a diameter of 130 nm, and another SiNW device with a diameter of 50 nm under external stimulation. With a compliance current of 1  $\mu$ A (ensuring all devices receive the same stimulus), each device was subjected to a prolonged high voltage of 15 V, followed by resistance testing at a read voltage of 0.1 V. After stimulation, the Si film device remained in the LRS ( $<10^7 \Omega$ , Figure 3a), indicating the presence of Ag CF in the SiO<sub>2</sub> dielectric layer. The SiNW device with a diameter of 130 nm returned to HRS ( $<10^{10} \Omega$ , Figure 3b) after stimulation, while the SiNW device with a diameter of 50 nm exhibited an even higher HRS ( $>10^{11} \Omega$ , Figure 3c). Although CFs in the SiO<sub>2</sub> dielectric layer were disrupted in both SiNW devices, the thicker SiNW's SiO<sub>2</sub> dielectric layer likely contained more Ag grains, leading to a lower off-state resistance. To further verify this, the compliance current was increased to 500  $\mu$ A. As shown in Figure 3d, after stimulation, the Si thin-film device displayed a lower LRS than the SiNW device with a diameter of 130 nm, suggesting that the CFs in the thin-film device were thicker due to the lack of size constraints. The SiNW device with a diameter of 50 nm exhibited saturation under the 15 V high voltage (with the inherent resistance of the SiNW acting as a self-compliance mechanism), remaining in HRS ( $>10^{11} \Omega$ ) after stimulation. The thickness of the CFs is positively correlated with the size of the electrodes. Due to atomic surface diffusion driven by

system energy minimization, thinner metallic CFs are more prone to spontaneous rupture, subsequently existing in the form of nanoclusters.<sup>62–64</sup> The smaller dimensions of the SiNW more effectively limit CF formation, allowing the device to rapidly revert to HRS once the bias voltage is removed. This behavior is further demonstrated in the cyclic switching of SiNW devices under scanning (with a 3 V bias voltage and a 0.05 V read voltage). During this process, the HRS of the SiNW device with a diameter of 130 nm fluctuated significantly (Figure S8a), indicating greater randomness in the size of Ag clusters left behind after the formation and breakup of thicker CFs. These Ag clusters within the SiO<sub>2</sub> dielectric layer contributed to the variability in the device's HRS resistance. In contrast, the SiNW device with a diameter of 50 nm exhibited consistent HRS throughout each switching cycle (Figure S8b), as the thinner CFs break more thoroughly, which also explains the device's ultralow leakage current.

In addition to the confinement effect attributed to the SiNW diameter, we further evaluated the potential growth locations of the CFs. Electrode edge effects typically refer to the phenomena occurring in field-effect transistors (FETs), where the sharp structural features at the electrode edges induce a localized and stronger electric field distribution along the edge line.<sup>46,47</sup> In SiNW-based memristors fabricated here, these edge effects have some beneficial impacts. As shown in Figure 3e, the simulation of the electric field distribution across the




**Figure 4.** Artificial neurons with sigmoidal probabilistic activation functions implemented using Ag/SiO<sub>2</sub>/n-SiNW memristors. (a) Schematic of a biological neuron, which transmit information via neural spikes (b) randomness in spike timing, where the exact spike emission time may vary under the same stimulation conditions. (c) Threshold-driven spiking behavior. (d) Spike response as a function of both stimulus intensity and duration. (e) Frequency modulation of the spiking response under continuous pulse stimulation. (f) Uniformity of the spike response under identical stimulation. (g) Convergence of neuronal spike activation probability with the number of pulses. (h) Activation probability of neurons at different pulse widths  $W_s$  (500, 200  $\mu$ s) under the condition of pulse spacing  $W_i$  of 500  $\mu$ s as a function of pulse amplitude  $V_{\text{pulse}}$  and the sigmoidal function fit. (i) Activation probability modulation implemented by the fitted function to achieve convergence of the actual activation probability of a neuron to the expected probability.

SiNW when a voltage is applied to the Ag electrode reveals that the field strength near the electrode edges is higher than in the central region. Due to electric field concentration caused by curvature, Ag ions are more likely to migrate in these high-field regions. As illustrated in Figure 3f, the SiNWs and the electrode edges form localized quasi-0D switching regions, where there is a higher probability of CF formation. Additionally, the high curvature of the SiNWs themselves further enhances the local electric field strength, contributing to the fast-switching speed of the device, reaching as quick as 8 ns (Figure 2h). The switching speed of Ag-based memristors primarily depends on the migration speed of Ag ions, which is controlled by the applied electric field.<sup>5</sup>

Figure 3g,i schematically depict the CF growth in three different types of devices under strong bias. In thin-film devices (Figure 3g), CF growth is unrestricted in both space and size, allowing CF to nucleate anywhere and excessively grow into thick filaments, which may be beneficial for memory applications but can reduce device reliability. In SiNW device with a diameter of 130 nm (Figure 3h), the CF growth space is constrained from two-dimensional to quasi-one-dimensional. However, for nanoscale CF, this size restriction is insufficient,

still leading to resistance fluctuations in the device. In contrast, for SiNW devices with a diameter of 50 nm, the CF growth is not only spatially confined (quasi-0D, as shown in Figure 3i), but the diameter of the SiNW only allows for the formation of thin CF. This, combined with the intrinsic resistance of the SiNW, endows the device with self-compliance, resulting in excellent uniformity. As a result, SiNW devices with smaller diameters exhibit continuous and stable threshold switching behavior under pulsed operation, with endurance exceeding 10<sup>6</sup> cycles, as shown in Figure S9.

**Implementation of Sigmoidal Artificial Neurons Based on n-SiNW Memristors for Tumor Diagnosis.** Biological neurons transmit information through neural spikes (Figure 4a), characterized by key features such as spike timing randomness, threshold-driven behavior, and frequency response, which collectively support the functional efficiency of complex neural systems.<sup>65,66</sup> Memristors with threshold switching characteristics, which eliminate the need for additional reset operations, demonstrate advantages in mimicking neuronal spiking behavior.<sup>65,67–69</sup> Here, we constructed artificial neurons using n-SiNW threshold-switching memristors without the assistance of additional circuit



**Figure 5.** Binary tumor diagnosis based on n-SiNW neurons. (a) Schematic of tumor diagnosis using n-SiNW neurons with sigmoidal functions, including pretraining visualization of tumor features and a diagram of the SNN network (input layer, two hidden layers, and a sigmoidal output layer). (b) Features of five randomly selected tumor samples from hidden layer 2 after training, presented in the form of pulses. (c) Spike responses of n-SiNW neurons corresponding to the five tumor samples; high spike probability corresponds to benign tumors (blue background), while low spike probability corresponds to malignant tumors (red background). (d) Comparison of benign tumor probability predictions between simulations and n-SiNW neurons. (e) Prediction accuracy of different n-SiNW neurons.

components. Randomness enhances the flexibility and adaptability of the nervous system, enabling it to process complex environmental information. Under identical stimulation conditions, the exact spike timing can vary, a phenomenon known as “spike timing jitter”. Figure 4b shows the device’s random time response under a 1.6 V pulse stimulus. In biological neurons, the uncertainty in spike timing decreases under strong stimuli, and n-SiNW neurons exhibit the same trait (Figure S10). The threshold refers to the specific voltage that the membrane potential must reach to trigger a neuronal spike. The presence of this threshold allows neurons to filter out weak or irrelevant signals, thereby ensuring efficient information transmission. Figure 4c illustrates the device’s threshold-driven response, where a spike is only generated when the pulse amplitude reaches 1.4 V under the same stimulation duration. Under prolonged stimulation, the membrane potential may gradually accumulate toward the threshold, increasing the probability of spike generation. A higher pulse amplitude accelerates this accumulation process, thereby reducing the time required to elicit a spike response, as shown in Figure 4d. Specifically, under a 2 V pulse stimulus, a 50  $\mu\text{s}$  pulse is sufficient to induce a spike response, whereas under a 1.4 V pulse stimulus, a significantly longer duration of 500  $\mu\text{s}$  is required to generate a spike.

Frequency modulation by stimulus intensity is crucial in the nervous system, as it allows neurons to convey different information intensities through varying firing frequencies.

Figure 4e demonstrates the device’s frequency response under continuous pulse stimuli (period  $T = 400 \mu\text{s}$ , pulse width  $W_s = 200 \mu\text{s}$ ), where the spike response frequency increases with higher pulse amplitudes. A complete view of spike responses at different amplitudes is provided in Figure S11. Furthermore, at specific stimulus amplitudes, the spike response probability remains relatively stable, as shown in Figure 4f. In contrast, in diffusive memristors without structural optimization, identical stimuli often result in highly variable probabilistic spike behavior.<sup>70,71</sup> While this randomness is beneficial for true random number generation, it compromises the critical neuronal function of frequency-modulated response. Among representative approaches, artificial neurons are constructed by combining input resistors, capacitors, and diffusive memristors to delay spike generation (giving CF more relaxation time, ensuring complete CF rupture) and achieve frequency response (Figure S12).<sup>65,67–69</sup> Benefiting from the structured design of n-SiNW memristors, CF formation and rupture occur more rapidly, ensuring uniform spike frequency response, which is crucial for the practical construction of neural networks. The n-SiNW memristor can achieve key neuronal functions with just a single device, demonstrating great potential for hardware-based spiking neural networks.

To evaluate the applicability of n-SiNW artificial neurons in probabilistic computing, we quantitatively assessed the spike activation probability. Activation probability is defined as the

likelihood of a neuron emitting a spike in response to the current stimulation pulse (i.e., the ratio of the number of spikes to the number of pulses). Figure S13 shows the neuron's spiking response under continuous 1.5 V pulse stimulation (period  $T = 1$  ms, pulse width  $W_s = 500 \mu\text{s}$ ). As the pulse stimulation continues, the spike activation probability gradually converges to a stable value, demonstrating a behavior similar to the adaptation of biological neurons to stimuli (Figure 4g). Convergence of the spike activation probability was observed under pulse stimulations ranging from 1.1 to 2 V (Figure S14), with the probability increasing as the pulse amplitude increased. The overall activation probability closely fits a sigmoidal curve (Figure 4h). Additionally, Figure 4h illustrates the effect of pulse width  $W_s$  on activation probability, showing that reducing the single-pulse stimulation duration (while maintaining a constant pulse interval  $W_i = 200 \mu\text{s}$ ) shifts the sigmoidal curve to the right. This demonstrates the ability to regulate the neuronal probability sigmoid function through electrical parameters. In contrast, the pulse interval  $W_i$  has a much smaller effect on activation probability, as shown in Figure S15a. As discussed in Figure 3, the structural confinement of CF in n-SiNW memristors leads to easier CF rupture after the formation of thin CFs. With pulse intervals  $W_i$  (200 and 500  $\mu\text{s}$ ) larger than the CF rupture relaxation time under the same intensity of pulse width  $W_s$  (200  $\mu\text{s}$ ), the activation probability remains unaffected. Owing to the exceptional uniformity of n-SiNW memristors, the probabilistic sigmoidal functions of different devices are nearly identical (Figure S15b), which may help reduce computational errors in neural networks caused by variations in node parameters.

The sigmoidal function is widely used across various fields, particularly in scenarios involving probabilistic outputs, nonlinear mapping, and binary classification tasks.<sup>69,72,73</sup> The n-SiNW neuron exhibits a probability response that closely matches the sigmoidal function. The sigmoidal function is expressed by the following equation:

$$y = \frac{a}{1 + e^{-b(x-c)}}$$

where  $x$  is the pulse amplitude, and  $a$ ,  $b$ , and  $c$  are fitting parameters. The sigmoidal functions under different  $W_s$  and  $W_i$  conditions are listed in Table S3, and the ones for different devices are shown in Table S4. For the condition with  $W_s = 200 \mu\text{s}$  and  $W_i = 500 \mu\text{s}$ , the fitting parameters obtained from the probability response are  $a = 0.98$ ,  $b = 18.22$ , and  $c = 1.57$ . Based on this function, we inversely verified the spike activation probability control. The expected voltages required to achieve activation probabilities from 0.1 to 0.9 were calculated as 1.45, 1.5, 1.525, 1.55, 1.57, 1.595, 1.62, 1.65, and 1.7 V, respectively. The neuron activation probability under specific voltage pulses is shown in Figure 4i, where the response probability converged closely to the expected values (complete probability verification can be found in Figure S16). The normalized mean square error (NMSE) between the expected and actual probabilities significantly decreases with the increasing number of pulses (Figure S17). This probability control capability has been applied to Bayesian networks,<sup>74,75</sup> such as probabilistic Bayesian inference in gene regulatory networks.<sup>72</sup>

Figure 5 demonstrates the potential of n-SiNW neurons equipped with sigmoidal functions for binary classification tasks. Taking tumor diagnosis as an example (Figure 5a), real-life clinical data are often difficult to strictly categorize as

benign or malignant. Principal component analysis visualization of tumor features shows that benign and malignant tumors partially overlap (highlighted in black), leading to diagnostic challenges. The spike neural network (SNN) based on probabilistic neurons performed well in addressing this uncertainty quantification issue.<sup>69</sup> Here, we constructed a probabilistic SNN using 300 sets of tumor data for training, with the remaining 269 sets used as the test set. The hidden layer 2 converts the trained data into six-dimensional features, and the sigmoidal neurons execute the binary classification task, where the output probability of benign tumors corresponds to the spike probability of the neurons. We utilized the sigmoidal probabilistic response of the n-SiNW neurons at the hardware level to perform prediction tasks.

Figure 5b shows the pulse input for five randomly selected tumor samples, with the data from hidden layer 2 mapped to the working range of the n-SiNW neurons. Each cycle consists of six pulses, and for improved prediction accuracy, each tumor sample received 10 cycles, resulting in a total of 60 pulses. The tumor prediction results are shown in Figure 5c: samples 1 and 4 (blue background) displayed significant neuron spike responses, indicating a high probability that these samples are benign. In contrast, samples 2, 3, and 5 had no or weak spike responses, and were thus classified as malignant. These predictions matched the actual outcomes perfectly. We compared tumor prediction results between simulations and n-SiNW neurons, and the prediction probabilities from n-SiNW neurons closely aligned with the theoretical expectations of the simulations, as shown in Figure 5d. In traditional hardware, implementing the sigmoidal function requires multiple transistors,<sup>76,77</sup> whereas the n-SiNW neuron achieves the same functionality with just a single device, significantly reducing hardware area overhead. Figure 5e further considers the effect of device variability on prediction accuracy, showing that all 10 different n-SiNW neurons achieved over 95% accuracy, with a maximum of 96.2%, approaching the 97.4% accuracy achieved by the software-based SNN. The high consistency of probabilistic responses across different neurons presents promising potential for their application in large-scale neural networks.

## CONCLUSIONS

This study demonstrates the fabrication of highly uniform, quasi-one-dimensional memristors using n-SiNWs grown via IPSLS technique. The edge-line contact design enabled precise control over conductive filament formation, achieving excellent self-compliance threshold switching characteristics, including low operating voltage, high switching ratio, ultrafast speed, and low energy consumption. These memristors were further utilized to develop artificial neurons with tunable sigmoidal activation functions, achieving 96.2% accuracy in binary tumor classification tasks. The IPSLS method offers a scalable, cost-effective solution to challenges in neuromorphic hardware, contributing to the development of energy-efficient, large-scale systems.

## METHODS

**Guiding Edge and Catalyst Formation.** Silicon wafers with a 500 nm  $\text{SiO}_2$  surface were first cleaned with acetone, alcohol and deionized water. Straight guiding edges were prepared on the  $\text{SiO}_2$  surface using standard photolithography and Inductively Couple Plasma etching procedures with the etching gas  $\text{C}_4\text{F}_8$ . The etching depth of the guiding edge lines was approximately 100 nm. Indium

(In) stripes with a thickness of 8 nm were then patterned and deposited by photolithography, thermal evaporation, and standard stripping procedures.

**Growth of n-SiNW Arrays by IPLS Strategy.** The samples were loaded into a PECVD system and then treated with hydrogen plasma at 250 °C for 15 min to remove the native Indium oxide layer, with a hydrogen flow rate of 35 SCCM, a pressure of 130 Pa, and a RF power of 10 W. The precursor layer of phosphorus-doped amorphous silicon (a-Si) thin films was deposited on the surface of the samples under the conditions of a gas flow rate of 6 SCCM for SiH<sub>4</sub>, a gas flow rate of 1.5 SCCM for a mix of 5% PH<sub>3</sub> + 95% H<sub>2</sub>, a pressure of 40 Pa, and a RF power of 0 W. A phosphorus-doped a-Si thin film precursor layer was then deposited on the sample surface at 100 °C with a pressure of 40 Pa and an RF power of 0 W. In the next step, the substrate temperature was increased to 350 °C and held in vacuum for 60 min. Molten In droplets move along the guiding edges and absorb the a-Si layer, producing crystalline n-SiNW behind it. Finally, the residual a-Si layer is selectively etched away using CF<sub>4</sub> gas.

**Ag/SiO<sub>2</sub>/n-SiNW Memristors Fabrication.** The samples were placed in a hot annealing furnace with oxygen passed through and oxidized for 5 min at 450 °C. The SiO<sub>2</sub> dielectric layer formed on the surface of n-SiNW. The n-SiNW was used as the bottom electrode, and the photolithography defined the test Pad region, where metal was deposited after removing the SiO<sub>2</sub> by hydrofluoric acid and the lift-off procedure was performed. The metal Pad formed an ohmic contact with the n-SiNW for the test connection. Then photolithography defines the top electrode region, vaporizes Ag and prepares the top electrode using lift-off procedure to prepare a memristor with a structure of Ag/SiO<sub>2</sub>/n-SiNW.

**Electrical Measurements.** Fabricated Ag/SiO<sub>2</sub>/n-SiNW memristors were measured under atmospheric conditions. DC current–voltage characteristics were measured using a Keithley 2636B source meter. Impulse response was measured using a waveform generator (Keysight, 33600A) and oscilloscope (Keysight, DSOX3052A).

**Emulation. Edge Effect.** We utilized the Silvaco-TCAD simulator to model the physical behavior of the n-SiNW memristor. The electric field distribution was extracted from the simulation-generated structure files.

**SNN.** The tumor data is sourced from the Wisconsin Breast Cancer Database. The SNN architecture is implemented using Python. This multilayer Spiking Neural Network (SNN) model processes input features through hidden neurons, calculating membrane potentials (threshold potentials) and employing a sigmoid function to determine spike generation. The firing probabilities of the output neurons represent class predictions, and synaptic weights are updated based on errors during the training process. Further details can be found in [Supporting Information Note S1](#).

## ASSOCIATED CONTENT

### Data Availability Statement

The data in this work is available from the authors upon reasonable request.

### Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acsnano.4c16583>.

Schematic illustration of device fabrication (Figure S1); characterization and electrical properties of n-SiNWs (Figures S2–S4); statistical analysis of n-SiNW memristor uniformity (Figures S5 and S6), self-compliance behavior (Figures S7 and S8), and endurance (Figure S9); neuronal spike responses of SiNW memristors (Figures S10–S17); comparison of nanowire alignment strategies (Table S1); comparison of single-nanowire memristors (Table S2); sigmoidal fitting parameters of SiNW neuronal devices (Tables S3 and S4); mathematical formulation of multilayer SNNs (Note 1) (PDF)

Demonstration of high-guided growth yield of SiNWs (Movie S1) (MP4)

## AUTHOR INFORMATION

### Corresponding Author

Linwei Yu – School of Electronic Science and Engineering, Nanjing University, 210023 Nanjing, China; [orcid.org/0000-0002-0801-5210](https://orcid.org/0000-0002-0801-5210); Email: [yulinwei@nju.edu.cn](mailto:yulinwei@nju.edu.cn)

### Authors

Lei Yan – School of Electronic Science and Engineering, Nanjing University, 210023 Nanjing, China; [orcid.org/0000-0002-6776-2400](https://orcid.org/0000-0002-6776-2400)

Yifei Zhang – School of Electronic Science and Engineering, Nanjing University, 210023 Nanjing, China

Zhiyan Hu – School of Electronic Science and Engineering, Nanjing University, 210023 Nanjing, China; [orcid.org/0009-0008-4607-3404](https://orcid.org/0009-0008-4607-3404)

Zongguang Liu – School of Physical Science and Technology/Microelectronics Industry Research Institute, Yangzhou University, 225002 Yangzhou, China; [orcid.org/0000-0003-4141-7462](https://orcid.org/0000-0003-4141-7462)

Junzhan Wang – School of Electronic Science and Engineering, Nanjing University, 210023 Nanjing, China

Complete contact information is available at:

<https://pubs.acs.org/10.1021/acsnano.4c16583>

### Author Contributions

L.Y. carried out the experiments, analyzed the data, and wrote the manuscript. Y.Z. participated in the neural network simulations. Z.H. contributed to the electric field simulations. Z.L., J.W., and L.Y. oversaw all phases of the research and revised the manuscript. All authors participated in the writing and revision of the manuscript.

### Notes

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

The authors acknowledge the financial supports received from the National Key Research Program of China under Granted No. 92164201, National Natural Science Foundation of China for Distinguished Young Scholars No. 62325403 and National Natural Science Foundation of China under No. 61934004.

## REFERENCES

- (1) Kumar, S.; Wang, X.; Strachan, J. P.; Yang, Y.; Lu, W. D. Dynamical Memristors for Higher-Complexity Neuromorphic Computing. *Nat. Rev. Mater.* **2022**, *7*, 575–591.
- (2) Duan, X. G.; Cao, Z. L.; Gao, K. K.; Yan, W. T.; Sun, S. Y.; Zhou, G. D.; Wu, Z. H.; Ren, F. G.; Sun, B. Memristor-Based Neuromorphic Chips. *Adv. Mater.* **2024**, *36*, No. 2310704.
- (3) Zidan, M. A.; Strachan, J. P.; Lu, W. D. The Future of Electronics Based on Memristive Systems. *Nat. Electron.* **2018**, *1*, 22–29.
- (4) Wang, Z.; Rao, M.; Midya, R.; Joshi, S.; Jiang, H.; Lin, P.; Song, W.; Asapu, S.; Zhuo, Y.; Li, C.; et al. Threshold Switching of Ag or Cu in Dielectrics: Materials, Mechanism, and Applications. *Adv. Funct. Mater.* **2018**, *28*, No. 1704862.
- (5) Li, Z.; Wang, J.; Xu, L.; Wang, L.; Shang, H.; Ying, H.; Zhao, Y.; Wen, L.; Guo, C.; Zheng, X. Achieving Reliable and Ultrafast Memristors Via Artificial Filaments in Silk Fibroin. *Adv. Mater.* **2024**, *36*, No. 2308843.
- (6) Zhang, Y.; Wang, Z.; Zhu, J.; Yang, Y.; Rao, M.; Song, W.; Zhuo, Y.; Zhang, X.; Cui, M.; Shen, L.; et al. Brain-Inspired Computing with

Memristors: Challenges in Devices, Circuits, and Systems. *Appl. Phys. Rev.* **2020**, *7*, No. 011308, DOI: 10.1063/1.5124027.

(7) Wei, T.; Lu, Y.; Zhang, F.; Tang, J.; Gao, B.; Yu, P.; Qian, H.; Wu, H. Three-Dimensional Reconstruction of Conductive Filaments in Hfox-Based Memristor. *Adv. Mater.* **2023**, *35*, No. 2209925.

(8) Li, Y.; Tang, J.; Gao, B.; Sun, W.; Hua, Q.; Zhang, W.; Li, X.; Zhang, W.; Qian, H.; Wu, H. High-Uniformity Threshold Switching Hfo2-Based Selectors with Patterned Ag Nanodots. *Adv. Sci.* **2020**, *7*, No. 2002251.

(9) Xiao, W.; Song, W.; Feng, Y. P.; Gao, D.; Zhu, Y.; Ding, J. Electrode-Controlled Confinement of Conductive Filaments in a Nanocolumn Embedded Symmetric–Asymmetric Rram Structure. *J. Mater. Chem. C* **2020**, *8*, 1577–1582.

(10) You, B. K.; Kim, J. M.; Joe, D. J.; Yang, K.; Shin, Y.; Jung, Y. S.; Lee, K. J. Reliable Memristive Switching Memory Devices Enabled by Densely Packed Silver Nanocone Arrays as Electric-Field Concentrators. *ACS Nano* **2016**, *10*, 9478–9488.

(11) Li, Y.; Chen, S.; Yu, Z.; Li, S.; Xiong, Y.; Pam, M. E.; Zhang, Y. W.; Ang, K. W. In-Memory Computing Using Memristor Arrays with Ultrathin 2d Pdsex/Pdse2 Heterostructure. *Adv. Mater.* **2022**, *34*, No. 2201488.

(12) Li, Y.; Loh, L.; Li, S.; Chen, L.; Li, B.; Bosman, M.; Ang, K.-W. Anomalous Resistive Switching in Memristors Based on Two-Dimensional Palladium Diselenide Using Heterophase Grain Boundaries. *Nat. Electron.* **2021**, *4*, 348–356.

(13) Zhao, X.; Ma, J.; Xiao, X.; Liu, Q.; Shao, L.; Chen, D.; Liu, S.; Niu, J.; Zhang, X.; Wang, Y.; et al. Breaking the Current-Retention Dilemma in Cation-Based Resistive Switching Devices Utilizing Graphene with Controlled Defects. *Adv. Mater.* **2018**, *30*, No. 1705193.

(14) Li, S.; Li, B.; Feng, X.; Chen, L.; Li, Y.; Huang, L.; Fong, X.; Ang, K.-W. Electron-Beam-Irradiated Rhenium Disulfide Memristors with Low Variability for Neuromorphic Computing. *npj 2D Mater. Appl.* **2021**, *5*, No. 1.

(15) Lee, J.; Du, C.; Sun, K.; Kioupakis, E.; Lu, W. D. Tuning Ionic Transport in Memristive Devices by Graphene with Engineered Nanopores. *ACS Nano* **2016**, *10*, 3571–3579.

(16) Song, M.; Lee, S.; Nibhanupudi, S. T.; Singh, J. V.; Disiena, M.; Luth, C. J.; Wu, S.; Coupin, M. J.; Warner, J. H.; Banerjee, S. K. Self-Compliant Threshold Switching Devices with High on/Off Ratio by Control of Quantized Conductance in Ag Filaments. *Nano Lett.* **2023**, *23*, 2952–2957.

(17) Milano, G.; Porro, S.; Valov, I.; Ricciardi, C. Recent Developments and Perspectives for Memristive Devices Based on Metal Oxide Nanowires. *Adv. Electron. Mater.* **2019**, *5*, No. 1800909.

(18) Ting, Y. H.; Chen, J. Y.; Huang, C. W.; Huang, T. K.; Hsieh, C. Y.; Wu, W. W. Observation of Resistive Switching Behavior in Crossbar Core–Shell Ni/Nio Nanowires Memristor. *Small* **2018**, *14*, No. 1703153.

(19) Qiu, J.; Li, J.; Li, W.; Wang, K.; Zhang, S.; Suk, C. H.; Wu, C.; Zhou, X.; Zhang, Y.; Guo, T.; Kim, T. W. Advancements in Nanowire-Based Devices for Neuromorphic Computing: A Review. *ACS Nano* **2024**, *18*, 31632–31659.

(20) Liu, S.; Zeng, J.; Wu, Z.; Hu, H.; Xu, A.; Huang, X.; Chen, W.; Chen, Q.; Yu, Z.; Zhao, Y.; et al. An Ultrasmall Organic Synapse for Neuromorphic Computing. *Nat. Commun.* **2023**, *14*, No. 7655.

(21) Yadav, R.; Poudyal, S.; Biswal, B.; Rajarapu, R.; Barman, P. K.; Novoselov, K. S.; Misra, A. Investigation of Resistive Switching Behavior Driven by Active and Passive Electrodes in Moo2–Mos2 Core Shell Nanowire Memristors. *Appl. Phys. Lett.* **2024**, *125*, No. 213504, DOI: 10.1063/5.0233927.

(22) Lv, Z.; Zhu, S.; Wang, Y.; Ren, Y.; Luo, M.; Wang, H.; Zhang, G.; Zhai, Y.; Zhao, S.; Zhou, Y.; et al. Development of Bio-Voltage Operated Humidity-Sensory Neurons Comprising Self-Assembled Peptide Memristors. *Adv. Mater.* **2024**, *36*, No. 2405145.

(23) Baek, E.; Das, N. R.; Cannistraci, C. V.; Rim, T.; Bermúdez, G. S. C.; Nych, K.; Cho, H.; Kim, K.; Baek, C.-K.; Makarov, D.; et al. Intrinsic Plasticity of Silicon Nanowire Neurotransistors for Dynamic Memory and Learning Functions. *Nat. Electron.* **2020**, *3*, 398–408.

(24) Baek, E.; Song, S.; Baek, C.-K.; Rong, Z.; Shi, L.; Cannistraci, C. V. Neuromorphic Dendritic Network Computation with Silent Synapses for Visual Motion Perception. *Nat. Electron.* **2024**, *7*, 454–465.

(25) Yao, J.; Yan, H.; Lieber, C. M. A Nanoscale Combing Technique for the Large-Scale Assembly of Highly Aligned Nanowires. *Nat. Nanotechnol.* **2013**, *8*, 329–335.

(26) Huang, Z.; Geyer, N.; Werner, P.; De Boor, J.; Gösele, U. Metal-Assisted Chemical Etching of Silicon: A Review: In Memory of Prof. Ulrich Gösele. *Adv. Mater.* **2011**, *23*, 285–308.

(27) Fan, Z.; Ho, J. C.; Jacobson, Z. A.; Yerushalmi, R.; Alley, R. L.; Razavi, H.; Javey, A. Wafer-Scale Assembly of Highly Ordered Semiconductor Nanowire Arrays by Contact Printing. *Nano Lett.* **2008**, *8*, 20–25.

(28) Takahashi, T.; Takei, K.; Ho, J. C.; Chueh, Y.-L.; Fan, Z.; Javey, A. Monolayer Resist for Patterned Contact Printing of Aligned Nanowire Arrays. *J. Am. Chem. Soc.* **2009**, *131*, 2102–2103.

(29) Núñez, C. G.; Liu, F.; Navaraj, W. T.; Christou, A.; Shakhthivel, D.; Dahiya, R. Heterogeneous Integration of Contact-Printed Semiconductor Nanowires for High-Performance Devices on Large Areas. *Microsyst. Nanoeng.* **2018**, *4*, No. 22.

(30) Hangarter, C. M.; Myung, N. V. Magnetic Alignment of Nanowires. *Chem. Mater.* **2005**, *17*, 1320–1324.

(31) Cagli, C.; Nardi, F.; Harteneck, B.; Tan, Z.; Zhang, Y.; Ielmini, D. Resistive-Switching Crossbar Memory Based on Ni–Nio Core–Shell Nanowires. *Small* **2011**, *7*, 2899–2905.

(32) Fan, D. L.; Zhu, F.; Cammarata, R.; Chien, C. Manipulation of Nanowires in Suspension by Ac Electric Fields. *Appl. Phys. Lett.* **2004**, *85*, 4175–4177.

(33) Suehiro, J.; Nakagawa, N.; Hidaka, S.-i.; Ueda, M.; Imasaka, K.; Higashihata, M.; Okada, T.; Hara, M. Dielectrophoretic Fabrication and Characterization of a Zno Nanowire-Based Uv Photosensor. *Nanotechnology* **2006**, *17*, No. 2567.

(34) Huang, Y.; Duan, X.; Wei, Q.; Lieber, C. M. Directed Assembly of One-Dimensional Nanostructures into Functional Networks. *Science* **2001**, *291*, 630–633.

(35) Milano, G.; Luebben, M.; Ma, Z.; Dunin-Borkowski, R.; Boarino, L.; Pirri, C. F.; Waser, R.; Ricciardi, C.; Valov, I. Self-Limited Single Nanowire Systems Combining All-in-One Memristive and Neuromorphic Functionalities. *Nat. Commun.* **2018**, *9*, No. 5151.

(36) Milano, G.; Miranda, E.; Fretto, M.; Valov, I.; Ricciardi, C. Experimental and Modeling Study of Metal–Insulator Interfaces to Control the Electronic Transport in Single Nanowire Memristive Devices. *ACS Appl. Mater. Interfaces* **2022**, *14*, 53027–53037.

(37) Sun, Y.; Dong, T.; Yu, L.; Xu, J.; Chen, K. Planar Growth, Integration, and Applications of Semiconducting Nanowires. *Adv. Mater.* **2020**, *32*, No. 1903945.

(38) Yu, L.; Chen, W.; O'Donnell, B.; Patriarche, G.; Bouchoule, S.; Pareige, P.; Rogel, R.; Salaun, A. C.; Pichon, L.; Cabarrocas, P. R. i. Growth-in-Place Deployment of in-Plane Silicon Nanowires. *Appl. Phys. Lett.* **2011**, *99*, No. 203104, DOI: 10.1063/1.3659895.

(39) Liao, W.; Zhang, Y.; Li, D.; Wang, J.; Yu, L. High-Density Integration of Uniform Sub-22 Nm Silicon Nanowires for Transparent Thin Film Transistors on Glass. *Appl. Surf. Sci.* **2025**, *679*, No. 161213.

(40) Cheng, Y.; Liu, Z.; Wang, J.; Xu, J.; Yu, L. Deterministic Single-Row-Droplet Catalyst Formation for Uniform Growth Integration of High-Density Silicon Nanowires. *ACS Appl. Mater. Interfaces* **2024**, *16*, 23625–23633.

(41) Li, D.; Yan, J.; Zhang, Y.; Wang, J.; Yu, L. Lorentz Force-Actuated Bidirectional Nanoelectromechanical Switch with an Ultralow Operation Voltage. *Nano Lett.* **2024**, *24*, 11403–11410, DOI: 10.1021/acs.nanolett.4c01999.

(42) Yan, J.; Zhang, Y.; Liu, Z.; Wang, J.; Xu, J.; Yu, L. Ultracompact Single-Nanowire-Morphed Grippers Driven by Vectorial Lorentz Forces for Dexterous Robotic Manipulations. *Nat. Commun.* **2023**, *14*, No. 3786.

(43) Yuan, R.; Qian, W.; Zhang, Y.; Liu, Z.; Wang, J.; Xu, J.; Chen, K.; Yu, L. Orthogonal-Stacking Integration of Highly Conductive

Silicide Nanowire Network as Flexible and Transparent Thin Films. *Adv. Electron. Mater.* **2023**, *9*, No. 2201185.

(44) Hu, R.; Liang, Y.; Qian, W.; Gan, X.; Liang, L.; Wang, J.; Liu, Z.; Shi, Y.; Xu, J.; Chen, K.; Yu, L. Ultra-Confined Catalytic Growth Integration of Sub-10 Nm 3d Stacked Silicon Nanowires Via a Self-Delimited Droplet Formation Strategy. *Small* **2022**, *18*, No. 2204390.

(45) Hu, R.; Xu, S.; Wang, J.; Shi, Y.; Xu, J.; Chen, K.; Yu, L. Unprecedented Uniform 3d Growth Integration of 10-Layer Stacked Si Nanowires on Tightly Confined Sidewall Grooves. *Nano Lett.* **2020**, *20*, 7489–7497.

(46) Khanal, D. R.; Wu, J. Gate Coupling and Charge Distribution in Nanowire Field Effect Transistors. *Nano Lett.* **2007**, *7*, 2778–2783.

(47) Si, J.; Wei, J.; Chen, W.; Zhang, B. Electric Field Distribution around Drain-Side Gate Edge in Algan/Gan Hemts: Analytical Approach. *IEEE Trans. Electron Devices* **2013**, *60*, 3223–3229.

(48) Herderick, E. D.; Reddy, K. M.; Sample, R. N.; Draskovic, T. I.; Pature, N. P. Bipolar Resistive Switching in Individual Au–Nio–Au Segmented Nanowires. *Appl. Phys. Lett.* **2009**, *95*, No. 203505, DOI: 10.1063/1.3263733.

(49) Hua, Q.; Cui, X.; Liu, H.; Pan, C.; Hu, W.; Wang, Z. L. Piezotronic Synapse Based on a Single Gan Microwire for Artificial Sensory Systems. *Nano Lett.* **2020**, *20*, 3761–3768.

(50) Lv, Z.; Xing, X.; Huang, S.; Wang, Y.; Chen, Z.; Gong, Y.; Zhou, Y.; Han, S.-T. Self-Assembling Crystalline Peptide Microrod for Neuromorphic Function Implementation. *Matter* **2021**, *4*, 1702–1719.

(51) Nagashima, K.; Yanagida, T.; Oka, K.; Taniguchi, M.; Kawai, T.; Kim, J.-S.; Park, B. H. Resistive Switching Multistate Nonvolatile Memory Effects in a Single Cobalt Oxide Nanowire. *Nano Lett.* **2010**, *10*, 1359–1363.

(52) Hsu, C.-W.; Chou, L.-J. Bipolar Resistive Switching of Single Gold-in-Ga2o3 Nanowire. *Nano Lett.* **2012**, *12*, 4247–4253.

(53) Sivakumar, C.; Tsai, G.-H.; Chung, P.-F.; Balraj, B.; Lin, Y.-F.; Ho, M.-S. High-Quality Single-Crystalline B-Ga2o3 Nanowires: Synthesis to Nonvolatile Memory Applications. *Nanomaterials* **2021**, *11*, No. 2013.

(54) Oka, K.; Yanagida, T.; Nagashima, K.; Kawai, T.; Kim, J.-S.; Park, B. H. Resistive-Switching Memory Effects of Nio Nanowire/Metal Junctions. *J. Am. Chem. Soc.* **2010**, *132*, 6634–6635.

(55) Yang, Y.; Zhang, X.; Gao, M.; Zeng, F.; Zhou, W.; Xie, S.; Pan, F. Nonvolatile Resistive Switching in Single Crystalline Zno Nanowires. *Nanoscale* **2011**, *3*, 1917–1921.

(56) Zhou, G.; Sun, B.; Ren, Z.; Wang, L.; Xu, C.; Wu, B.; Li, P.; Yao, Y.; Duan, S. Resistive Switching Behaviors and Memory Logic Functions in Single Mno X Nanorod Modulated by Moisture. *Chem. Commun.* **2019**, *55*, 9915–9918.

(57) Shih, Y. C.; Lee, L.; Liang, K. D.; Manikandan, A.; Liu, W. W.; Chen, Y. Z.; Chang, M. T.; Wang, Z. M.; Chueh, Y. L. Smart Design of Resistive Switching Memory by an in Situ Current-Induced Oxidization Process on a Single Crystalline Metallic Nanowire. *Adv. Electron. Mater.* **2021**, *7*, No. 2000252.

(58) Xiao, M.; Yeow, T.; Nguyen, V. H.; Muñoz-Rojas, D.; Musselman, K. P.; Duley, W. W.; Zhou, Y. N. Ultrathin Tiox Interface-Mediated Zno-Nanowire Memristive Devices Emulating Synaptic Behaviors. *Adv. Electron. Mater.* **2019**, *5*, No. 1900142.

(59) Yao, Z.; Pan, L.; Liu, L.; Zhang, J.; Lin, Q.; Ye, Y.; Zhang, Z.; Xiang, S.; Chen, B. Simultaneous Implementation of Resistive Switching and Rectifying Effects in a Metal-Organic Framework with Switched Hydrogen Bond Pathway. *Sci. Adv.* **2019**, *5*, No. eaaw4515.

(60) He, L.; Liao, Z.-M.; Wu, H.-C.; Tian, X.-X.; Xu, D.-S.; Cross, G. L.; Duesberg, G. S.; Shvets, I.; Yu, D.-P. Memory and Threshold Resistance Switching in Ni/Nio Core–Shell Nanowires. *Nano Lett.* **2011**, *11*, 4601–4606.

(61) Liu, C.-J.; Lo, H.-Y.; Hou, A.-Y.; Chen, J.-Y.; Wang, C.-H.; Huang, C.-W.; Wu, W.-W. Observing Resistive Switching Behaviors in Single Ta2o5 Nanotube-Based Memristive Devices. *Mater. Today Nano* **2022**, *18*, No. 100212.

(62) Wang, W.; Wang, M.; Ambrosi, E.; Bricalli, A.; Laudato, M.; Sun, Z.; Chen, X.; Ielmini, D. Surface Diffusion-Limited Lifetime of Silver and Copper Nanofilaments in Resistive Switching Devices. *Nat. Commun.* **2019**, *10*, No. 81.

(63) Yuan, F.; Zhang, Z.; Liu, C.; Zhou, F.; Yau, H. M.; Lu, W.; Qiu, X.; Wong, H.-S. P.; Dai, J.; Chai, Y. Real-Time Observation of the Electrode-Size-Dependent Evolution Dynamics of the Conducting Filaments in a Sio2 Layer. *ACS Nano* **2017**, *11*, 4097–4104.

(64) Yang, Y.; Gao, P.; Li, L.; Pan, X.; Tappertzhofen, S.; Choi, S.; Waser, R.; Valov, I.; Lu, W. D. Electrochemical Dynamics of Nanoscale Metallic Inclusions in Dielectrics. *Nat. Commun.* **2014**, *5*, No. 4232.

(65) Zhang, X.; Wang, W.; Liu, Q.; Zhao, X.; Wei, J.; Cao, R.; Yao, Z.; Zhu, X.; Zhang, F.; Lv, H.; et al. An Artificial Neuron Based on a Threshold Switching Memristor. *IEEE Electron Device Lett.* **2018**, *39*, 308–311.

(66) Kandel, E. R.; Schwartz, J. H.; Jessell, T. M.; Siegelbaum, S.; Hudspeth, A. J.; Mack, S. *Principles of Neural Science*; McGraw-hill: New York, 2000; Vol. 4.

(67) Yan, L.; Pei, Y.; Wang, J.; He, H.; Zhao, Y.; Li, X.; Wei, Y.; Yan, X. High-Speed Si Films Based Threshold Switching Device and Its Artificial Neuron Application. *Appl. Phys. Lett.* **2021**, *119*, No. 153507, DOI: 10.1063/5.0063078.

(68) Pei, Y.; Yan, L.; Wu, Z.; Lu, J.; Zhao, J.; Chen, J.; Liu, Q.; Yan, X. Artificial Visual Perception Nervous System Based on Low-Dimensional Material Photoelectric Memristors. *ACS Nano* **2021**, *15*, 17319–17326.

(69) Wang, K.; Hu, Q.; Gao, B.; Lin, Q.; Zhuge, F.-W.; Zhang, D.-Y.; Wang, L.; He, Y.-H.; Scheicher, R. H.; Tong, H.; Miao, X. S. Threshold Switching Memristor-Based Stochastic Neurons for Probabilistic Computing. *Mater. Horiz.* **2021**, *8*, 619–629.

(70) Lu, Y. F.; Li, H. Y.; Li, Y.; Li, L. H.; Wan, T. Q.; Yang, L.; Zuo, W. B.; Xue, K. H.; Miao, X. S. A High-Performance Ag/Tin/Hfox/Hfoy/Hfox/Pt Diffusive Memristor for Calibration-Free True Random Number Generator. *Adv. Electron. Mater.* **2022**, *8*, No. 2200202.

(71) Song, L.; Liu, P.; Pei, J.; Bai, F.; Liu, Y.; Liu, S.; Wen, Y.; Ng, L. W.; Pun, K. P.; Gao, S.; et al. Spiking Neurons with Neural Dynamics Implemented Using Stochastic Memristors. *Adv. Electron. Mater.* **2024**, *10*, No. 2300564.

(72) Choi, S.; Kim, G. S.; Yang, J.; Cho, H.; Kang, C. Y.; Wang, G. Controllable Six Nanorod Memristive Neuron for Probabilistic Bayesian Inference. *Adv. Mater.* **2022**, *34*, No. 2104598.

(73) Han, J.; Moraga, C. The Influence of the Sigmoid Function Parameters on the Speed of Backpropagation Learning. In *From Natural to Artificial Neural Computation*; Springer, 1995; pp 195–201.

(74) Harabi, K.-E.; Hirtzlin, T.; Turck, C.; Vianello, E.; Laurent, R.; Droulez, J.; Bessière, P.; Portal, J.-M.; Bocquet, M.; Querlioz, D. A Memristor-Based Bayesian Machine. *Nat. Electron.* **2023**, *6*, 52–63.

(75) Bonnet, D.; Hirtzlin, T.; Majumdar, A.; Dalgaty, T.; Esmanhotto, E.; Meli, V.; Castellani, N.; Martin, S.; Nodin, J.-F.; Bourgeois, G.; et al. Bringing Uncertainty Quantification to the Extreme-Edge with Memristor-Based Bayesian Neural Networks. *Nat. Commun.* **2023**, *14*, No. 7530.

(76) Xing, S.; Wu, C. In *Implementation of a Neuron Using Sigmoid Activation Function with CMOS*, IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM); IEEE, 2020.

(77) Khodabandehloo, G.; Mirhassani, M.; Ahmadi, M. Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **2012**, *20*, 750–754.