

Planar Growth, Integration, and Applications of Semiconducting Nanowires

Ying Sun, Taige Dong, Linwei Yu,* Jun Xu,* and Kunji Chen

Silicon and other inorganic semiconductor nanowires (NWs) have been extensively investigated in the last two decades for constructing high-performance nanoelectronics, sensors, and optoelectronics. For many of these applications, these tiny building blocks have to be integrated into the existing planar electronic platform, where precise location, orientation, and layout controls are indispensable. In the advent of More-than-Moore's era, there are also emerging demands for a programmable growth engineering of the geometry, composition, and line-shape of NWs on planar or out-of-plane 3D sidewall surfaces. Here, the critical technologies established for synthesis, transferring, and assembly of NWs upon planar surface are examined; then, the recent progress of in-plane growth of horizontal NWs directly upon crystal-line or patterned substrates, constrained by using nanochannels, an epitaxial interface, or amorphous thin film precursors is discussed. Finally, the unique capabilities of planar growth of NWs in achieving precise guided growth control, programmable geometry, composition, and line-shape engineering are reviewed, followed by their latest device applications in building high-performance field-effect transistors, photodetectors, stretchable electronics, and 3D stacked-channel integration.

rather low temperature with diameters controlled by the size of the leading droplets to even several nanometers.^[4] This provides a solid basis for the construction of high performance field effect transistors (FETs), where advantageous fin-gate or gate-all-around configuration can be adopted to achieve a higher I_{on}/I_{off} current ratio, reduced leakage current and lower power dissipation. In addition, these NW-based FETs are also ideal building blocks to explore highly sensitive and responsive field effect biosensors and photodetectors.^[5]

Though the VLS growth of Si or other semiconductor NWs has proven highly efficient and tunable in terms of their diameter, geometry and composition, there is still a huge technical challenge for integrating these self-assembly building blocks into the mainstream planar electronic architecture, which is and will continue to be, in a foreseeable future, the most convenient and reliable platform to


1. Introduction

While the miniaturization of integrated circuitry has followed the Moore's law, over the last decades, to 7 nm technology Node,^[1] the highest performance/investment ratio has been left behind at the technological Node of 14 nm.^[2] In face of the daunting technical challenges in top-down scaling further, seeking an efficient and natural approach to fabricate orderly nanochannels has become more urgent and relevant than ever. Actually, quasi-1D semiconductor nanowires (NWs) can be easily grown out of tiny metal catalyst droplets via a famous vapor–liquid–solid (VLS) mechanism,^[3] in analogy to the seed sprouting in nature. The catalyst droplets, oversaturated with constituent atoms, mediate a layer-by-layer atomic piling deposition upon the NWs' tip, which can proceed rapidly at a

prototype and deploy most of these advanced NW-based functionalities. At the root of this challenge is a fundamental incongruence between the 3D vertical growth of NWs, typically in a gas-feeding environment, and their planar (2D) alignment and integration on substrate surface. For example, Si NWs grown by using gold (Au) nanodroplets via VLS approach^[3] usually stand on the substrates with somehow random orientations. Then, they have to be collected, transferred, and rearranged upon planar surface for subsequent electric connections and device fabrication.^[6] However, most of these techniques are costly, sophisticated, and inefficient to apply for scalable device applications. Arranging self-assembly NWs into precise locations for integration, via an economically feasible approach, is now arguably the last technical hurdle in the way to bring the NW technologies into market place.

An in-plane or on-plane growth of NWs, constraint to substrate surface, brings not only the convenience for planar device fabrication, but also a set of unprecedented opportunities to tailor and engineer the geometry, line-shape, and growth routine of the planar NWs. For example, (1) a planar growth of NWs, with an epitaxial contact to underlying crystalline substrates, can be easily guided into specific orientations, directed by the substrate lattice ordering; (2) by adopting an amorphous thin film as precursor, the NW growth can be tightly confined to planar surface, with a series of new control strategies to modulate the diameter, doping and composition of the NWs; (3) in-plane growth of NWs

Y. Sun, T. Dong, Prof. L. Yu, Prof. J. Xu, Prof. K. Chen
National Laboratory of Solid State Microstructures/School
of Electronics Science and Engineering/Collaborative Innovation
Center of Advanced Microstructures
Nanjing University
Nanjing 210093, P. R. China
E-mail: yulinwei@nju.edu.cn; junxu@nju.edu.cn

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/adma.201903945>.

DOI: 10.1002/adma.201903945


can be better controlled with less boundary constraints, compared to that required in 3D growth, thus enabling a guided growth of NWs into predesigned locations and pathways for precise integration, or programmable line-shapes to achieve extra flexibility and stretchability; (4) a planar growth is indeed not limited to flat substrate surfaces, but also applicable to even out-of-plane and curved surfaces that are inaccessible by conventional lithography technology. These new capabilities, as well as their potentials to enable a set of new applications, such as NW-based logic gates, optoelectronics, sensors, and 3D integration circuitry, will be addressed in the following sections.

In recent years, more and more efforts have been drawn to the planar growth, arrangement, and integration of semiconducting NWs, which can be inferred from the evolution of published papers on the NW research over the last decade (Figure 1). These papers are searched with the key words of “semiconductor nanowires” with or without the adjective restraints of “in-plane or planar or horizontal” in Google Scholar. Note that, there are still a small portion of papers, which are published without those planar growth keywords in the title, but actually should be classified into the same group according to their reported research. It is estimated that these papers account for <5% of the total papers counted for in-plane/planar nanowires. Since the first report of Si NWs or nanowhiskers in the literature,^[7] the number of research papers published every year on this topic augments steadily to more than 20 000 in 2015. In parallel, the number of papers dedicated to deploying/arranging NWs upon planar substrates or growing planar semiconducting NWs increases rapidly, with a larger and larger portion now accounting for 58% in 2018, reflecting a new focus on seeking precise growth control, arrangement, and integration of these tiny building blocks into planar architecture, particularly for the electronic, sensor and photodetector applications. So, if a reliable planar growth of NWs can be established, the transfer of accumulated knowledge and concepts of advanced NW technologies into practical applications can be greatly accelerated.

Herein, we will first examine the established key technologies for synthesis, transferring, and arrangement of vertical NWs, grown via a commonly used VLS mechanism with gas feeding, on planar substrate surface. Then, we will focus on the in-plane growth of planar or horizontal NWs, still with gas precursor feeding, but now the NWs are constraint to lateral growth by surface nanochannels or forming epitaxial interface with the underlying crystalline substrates. After that, a relatively new in-plane growth of NWs, with amorphous thin film as precursor, will be introduced, together with their unique potentials in achieving precise location, geometry, and composition controls, as well as line-shape engineering for enhanced mechanical elasticity. Finally, the latest device applications built on these planar NWs will be reviewed. As for the VLS growth mechanism of NWs by using different metal catalyst droplets, there are already several excellent reviews in the literature, and the interested readers can refer to ref. [8].

2. Planar Arrangement of VLS-Grown Nanowires

As one of the best known “bottom-up” self-assembly approaches, VLS growth mechanism was discovered in 1964 by Wagner



Linwei Yu received his B.S. degree in semiconductor physics in 2001 and his Ph.D. degree in microelectronics from Nanjing University, Nanjing, China, in 2007. From 2007 to 2009, he was a Postdoctoral Researcher at LPICM, Ecole Polytechnique, France, and then joined CNRS as a Permanent Researcher (CR2)

in 2009. Since 2013, he has been a Professor with the School of Electronics Science and Engineering, Nanjing University. His research interests include the growth mechanism and application of semiconductor nanostructures for large-scale thin film and stretchable electronics, sensors, and advanced photovoltaic technologies.



Jun Xu received his B.S. degree in physics and his Ph.D. degree in microelectronics, both from Nanjing University, Nanjing, China, in 1989 and 1995, respectively. In 1996, he was a member of the National Laboratory of Solid State Microstructures, Nanjing University. Since 2004, he has been a Professor in the Department of Physics

and School of Electronic Science and Engineering. He worked as a Visiting Researcher in the Department of Electronic Engineering, Hongkong Chinese University, in 2000 and the Graduate School of Advanced Science of Matter, Hiroshima University, Japan, in 2005. His research interests include silicon-based amorphous materials, semiconductor nanostructures, and optoelectronic devices.

and Ellis,^[7b] but initially as an unfavorable phenomenon in Si wafer processing, where the remnant metal particles were identified as efficient catalyst to mediate the formation of elongated microwhiskers that could short-circuit neighboring electronic components. The potential of this micro- or nanoscale growth phenomenon was not fully appreciated until the advent of Nanotechnology at the end of 1990s,^[8b] when researchers became fascinated with the potential of this self-assembly technology in mass-producing well-defined NW structures, with tunable diameter, ranging from several to hundred nanometers. Following the pioneering works of Charles Lieber's and his colleagues in Harvard University, a host of NW-based FET,^[9] bioelectronic,^[5a,b,10] sensors,^[11] and even logic gate prototype devices^[5c,f,12] have been demonstrated, as well as other NW-based applications in lithium ion battery,^[13] photonic-crystal waveguide,^[14] solar cells,^[15] and nanoscale lasing.^[16] However, the incorporation of these tiny NW building blocks for scalable electronic applications is not a trivial task, as the latter demands




Figure 1. Evolution of the published research papers searched with the key words of “semiconducting or semiconductor nanowires” with (blue) or without (red) the adjective restraints of “in-plane or planar or horizontal” in Google Scholar, while the portion of the papers, dedicated to planar arrangement, growth or integration of semiconductor nanowires, is plotted as the yellow line. (Source: Google Scholar.)

a precise location control and the ability to deploy them in planar device architecture.

Usually, the major fabrication steps of a VLS growth procedure,^[17] taking Au-catalyzed SiNW growth as example, involves: (1) first, the formation of nanodroplets of molten Au–Si alloy catalyst at a temperature above the eutectic point; (2) then, the introduction of silane (SiH₄) gas precursor that will be absorbed by the catalyst droplets to establish a supersaturation state; (3) the nucleation and precipitation of SiNW at the bottom solid/liquid interface that will kick off a unidirectional NW growth. As the precursor gas molecules are supplied from the top, a vertical growth of standing NWs is commonly observed, unless other constraints are imposed.^[7b,17] This 3D vertical growth of VLS NWs brings in a fundamental challenge to integrate them in a 2D planar device architecture. In order to address this issue, the first transferring of VLS-grown SiNW to planar substrate was accomplished by using optical traps,^[6o,p] contact printing,^[6a–g,18] Langmuir–Blodgett,^[6w,x] electric or magnetic field guidance,^[6i–n,z] blown bubble film^[6h,y] and microfluidic flow^[6s] (see Figure 2). This synthesis-then-transferring technology can help to transfer and arrange SiNWs upon planar substrate, which have been widely used to prototype a variety of




Figure 2. Various synthesis-then-assembly approaches to transfer NWs on planar substrate surfaces. a) NWs aligned by contact printing.^[6f] b) Parallel NWs positioned by microfluidic flow with the aid of prepatterned microchannels.^[6s] c) Transferring parallel NWs from blown bubble surface to target substrate.^[6v] d) Langmuir–Blodgett assembly of NWs.^[6x] e, f) Arranging polarized NWs by using electric field guidance (e)^[6z] or magnetic field (f).^[6j]




Figure 3. Schematic illustrations of the knock-down process for the fabrication of ordered NW arrays. a) Formation of the ordered metal arrays that serve as maskers for the top-down sculpting of nanowire arrays or as catalysts for bottom-up growth. b) Formed ordered vertical nanowires. c) Knock-down process and d) horizontal nanowires array. e) SEM images of the aligned NWs on surface. Insets: top and bottom views of the NW array with a pitch of 400 and 100 nm, respectively. The scale bar in (e) is 16 μm . a–e) Reproduced with permission.^[18] Copyright 2010, American Chemical Society.

NW-based FET,^[6d–f,h,l,q,s,w,y] sensor,^[6a,b,g] and photodetector^[6m,r] devices. However, most of them require the aids of elaborated electron beam lithography (EBL) lithography or nanomanipulators to select the specific NW and define the electrodes,^[6s] which is indeed a formidable technical challenge for scalable device integration and applications.

In order to assemble the VLS-grown bottom-up NWs into specific orientations and locations, a combined fluidic alignment and surface-patterning technique was first demonstrated by Huang et al. in 2001,^[6s] where VLS-grown Si, InP, and GaP NWs dispersed in solution can be deployed as self-oriented arrays on substrate surface, controlled by the flow direction. Further spacing control of the parallel NWs was accomplished via predefined surface patterns with NH_2 -termination. This also enables a sequential layer-by-layer stacking assembly of the NWs to form crossed functional networks. Interestingly, this fluidic guidance can also be extended to distribute aligned NWs over a large area (close to 1 cm^2) substrate, via a blown-bubble-film approach.^[6h,y] This technique is applicable even to curved surfaces, with a tunable surface density of the transferred NWs controlled by the initial dispersed NW concentration in the bubble solution. Though self-alignment has been demonstrated via these flow-assisted approaches, it is still difficult to locate the NW channels precisely, in terms of their exact start-and-end places, which is however a critical requirement for reliable device integration. To address this issue, a high-yield dielectrophoresis method was developed by Freer in 2010,^[6z] where balanced surface, hydrodynamic and dielectrophoresis forces can help to achieve a 98.5% yield of SiNW alignment between predefined electrode pairs under suitable bias voltage in solution. Notably, the ends of the NWs can now be precisely pinned to the opposed electrodes under the guidance of electric field, and the NW occupations on the electrode pairs are self-limiting, providing a key basis to control the exact number of NWs to serve as the semiconducting channels for reliable device fabrication. The remained challenges are the compatibility of this solution process to the standard CMOS fabrication, as well as the high fabrication cost and complexities associated with the high precision electrode pair pre-patterning and delicate hydrodynamic force controls.

In pursuit of a dry transferring of the synthetic NWs, the NWs can be first grown via VLS process in a donor substrate,

and then applied/transferred to the receiver substrate pre-patterned with selected surface chemical treatment via a contact printing technique.^[6a–g,18] (Figure 2a), the standing NWs were first detached from the donor substrates by their van der Waals interaction forces with the receiver substrate, and the alignment is primarily determined by the sliding direction. In order to minimize the NW–NW friction and protect the NWs from breakage damages during the hard-contact sliding, octane and mineral oil lubricant is needed during the transfer process. By this approach, wafer scale transferring of dense and parallel NWs can be realized with a 95% direction alignment, though the NW–NW spacing and their end-point positions are still hard to control, because of the initial random standing position of the VLS-grown NWs. Later, this problem was resolved by Pevzner et al. in 2010, via a gentle knocking-down process of orderly standing NW arrays.^[18] The SiNWs were prepared via top-down etching or bottom-up growth by using an orderly array of metal droplets (Figure 3), which are pre-patterned beforehand by using electron beam or nanoimprint lithography. After a polymer encapsulation over the SiNWs and the formation of points-of-easy-break at the ends, the NWs were knocked down by a rigid-roller to lie on the surface, with precisely controlled orientation, density, and NW dimensions. Obviously, a challenge for this dry transferring approach is to seek a trade-off between the scalability and the ordering of the transferred NWs, as the ordering of the transferred NWs is inherited from the initial vertical NW array, which has to be defined by using high cost and inefficient EBL lithography.

3. Planar-Guided Growth of VLS Nanowires

Instead of the growth-and-place deployment strategy, the NWs can also be directly grown in a planar configuration on a surface, via the same VLS mechanism. An obvious benefit is the exemption of postgrowth transferring, avoiding the solution process and the mechanical handling of the tiny and fragile building blocks. So, an in-plane growth of semiconducting NWs represents indeed a more convenient and practical approach toward integrating the self-assembled NWs into scalable electronics.

In order to confine the VLS growth of NWs to proceed on planar surface, instead of growing up in perpendicular direction to the substrate as in conventional VLS process,^[7b,17] there are two principal strategies: first, the NW growth can be confined within narrow prepatterned channels lying on the substrate surface, at least during their initial growth stage; second, the NWs form a preferential bottom epitaxial interface with the underlying crystalline substrate, which can help to attract and direct the growth of NWs to proceed along specific crystallographic orientations on the substrate. Both of these strategies emphasize the key ability to direct the growth orientation of the VLS-grown NWs, which is indispensable for scalable device fabrication.

3.1. Planar VLS Growth Directed by Nanochannels

In order to confine the 1D growth of NW within a 3D space, the confinements have to be imposed in 3D–1D = 2D directions, that is by using nanochannels that allows only one direction to extend for the VLS growth of NWs. In this approach, the cross-section width of the channels has to be as thin as the NWs' diameter, which by itself is a technical challenge for nanoscale fabrication. Fortunately, the VLS growth of NWs is intrinsically unidirectional due to its crystalline nature, and the NWs will extend, once kick off, following a specific crystallographic orientation.^[19] So, only the initial growth direction needs to be

controlled by using surface patterned nanochannels. The first endeavor on this approach was reported by Shan and Fonash in 2008,^[19b] where nanochannel templates were predefined by using EBL patterned Au nanostraps with diameter of 80 to 150 nm. Then, the Au strips were crossed and covered by a SiO₂ capping strip layer of 3 μm wide (Figure 4), leaving the space for the subsequent solution etching of the exposed Au strips to form empty channels inside the capping layer. A short Au segment was preserved in the middle of the channels to serve as the seeds for VLS growth of SiNWs. At last, straight SiNWs were grown out of the channels, led by Au catalyst particles, extruding from the open ends of the channels and along the initial channel directions. This approach thus enables a “growth-in-place” deployment of lateral VLS NWs with pre-designed position and orientation, upon glass or wafer substrates surface, making them potentially useful channels to construct planar FET devices.

As EBL lithography and patterning of the nanochannels and catalyst stripes are expensive for large area processing, self-assembly nanopores, such as porous anodic alumina (PAA), have been explored to serve as the nanoguiding channels or molding system, where the diameter of the nanopores is readily tunable from several to hundred nanometers by adjusting the anodization parameters.^[20] Xiang et al. demonstrated that high density nanopores can be formed within patterned Al electrodes deposited on planar substrate,^[20c] where the pores' orientation is parallel to the substrate surface. One end of the




Figure 4. a–c) Fabrication procedure of the nanochannel-assisted “growth-in-place” deployment of SiNWs using guiding templates, while (d) shows the FESEM picture of the SiNWs grown out of the nanochannels. e) the configuration and output curves of a SiNW FET device. a–e) Reproduced with permission.^[19b] Copyright 2008, American Chemical Society.

PAA pore array was connected to external circuitry to allow electrodeposition of short segments of metal (Au, Cu, or Ni), in different electrolyte solutions, to serve as the catalyst. Then, SiNWs were grown via conventional VLS procedure within the nanotemplates and extruded from the nanopores at the open ends. The authors also demonstrated the deposition of, as well as electric connection to, different groups of planar metal and semiconductor NWs upon the same substrate surface. Though the PAA nanopores can be small enough to serve as effective nanotemplates to confine the VLS growth of NWs, the NWs grown inside the pores are actually close-packed bundles buried within insulating Al_2O_3 dielectric, which are difficult to be selectively gated for FET applications. More recently, the PAA templates are also adopted to confine and direct the growth of lead-free perovskite NWs for high performance photodetector application.^[21]

3.2. Horizontal Epitaxy-Guided VLS Growth of NWs

The challenges encountered in the synthesis and transferring of vertically grown VLS NWs to planar substrate stimulated more research efforts in search for a more straightforward approach to accomplish the growth and arrangement of NWs all in a single run operation. This has indeed become possible in 2011, when Tsivion et al. demonstrated, for the first time, an epitaxial guided growth of ultralong GaN NWs upon sapphire substrates.^[22] The GaN NW growth was accomplished via a typical VLS mechanism in conventional CVD system, with Ni nanoparticles serving as the catalyst droplets and Ga_2O_3 vapor carried in N_2 and H_2 carrier gas flow as precursors. While typical vertical VLS GaN NWs were still found in the region covered with Ni catalyst pads, millimeter-long horizontal NWs were grown from the edges of Ni pads into the clean sapphire surfaces (Figure 5). Here, there is




Figure 5. Epitaxial growth of horizontal GaN NWs on sapphire substrates. a) TEM cross-section analysis of the NWs epitaxially grown upon flat, L-shaped, and V-shaped nanogrooves of annealed miscut sapphire planes. b–d) The SEM and AFM characterizations of ultralong GaN NWs grown on C (0001) sapphire and annealed M (10-10) planes. e) The PL curves of horizontal GaN NWs grown on annealed M-plane (blue) and miscut C-plane (black) sapphire, and vertical GaN NWs grown on A-plane sapphire (red) under excitation wavelength $\lambda_{\text{ex}} = 325$ nm. f) Electronic transport properties of GaN NWs at room temperature. a–f) Reproduced with permission.^[22] Copyright 2011, The American Association for the Advancement of Science.

no guiding channels prepatterned on the planar substrate, and the unidirectional growth of the GaN NWs is solely directed by the underlying preferential epitaxial interfaces, provided by the exposed crystalline substrate surfaces or the nanoscale corrugated facets formed upon annealing. A series of different sapphire substrates, including C (0001), miscut C-planes, M (10 $\bar{1}$ 0), and R (110 $\bar{2}$) planes, have been explored for achieving a stable guided growth of GaN NWs, and it is found that the annealed M (10 $\bar{1}$ 0) surface, with V-shaped nanofacets or grooves on the surface, delivered the best directional growth, thanks to a graphoepitaxial effect that encourages a maximization of the substrate/catalyst interface. This thus enables a stable planar movement of the Ni catalyst droplets and a self-aligned growth of parallel GaN NWs with little orientation deviation and few structural defects. Remarkably, the optical and electronic properties of the horizontal NWs are found to be comparable to those produced via typical vertical VLS growth, with gas precursor feeding, opening an exciting opportunity to mass-produce self-oriented semiconducting NWs for practical device applications.

Interestingly, this horizontal epitaxial growth approach has proven versatile enough to produce aligned NWs of different material systems. For instance, guided growth of horizontal ZnO NWs was successfully accomplished upon different planes of sapphire substrate in 2012,^[23] followed by the reports of ZnSe,^[5h] ZnTe,^[24] CdSe,^[25] CdS,^[5g] GaN,^[22,26] ZnSe,^[5h,27] and SnO₂ NWs^[23,28] on sapphire, InAs NWs on different substrate,^[29] GaAs NWs on GaAs substrate.^[29d,30] More recently, the surface-guided approach has been applied to produce parallel inorganic perovskite^[31] on mica/sapphire or AuCN NWs^[32] on graphene sheets, even though the growth of these planar NWs was not catalyzed by metal droplets. Note that, compared to the catalyzed epitaxial growth, the noncatalyzed growth of NWs, along the preferential axial directions, is usually accompanied with gradual sidewall expansion,^[31a,b,33] making it difficult to control the NW diameter as in the case of catalyzed planar growth. On the other hand, the epitaxial growth of GaN NWs was also testified over a host of different crystal substrates, which include SiC^[34] and Quartz.^[35] The latter is particularly attractive as it allows for a reliable transferring of the oriented GaN or other NWs to Si wafer and glass substrates,^[36] because the underlying Quartz substrate can be selectively etched off to release the epitaxially grown GaN NWs.^[35] More importantly, a high yield guided growth of NWs, with nanoscale precision on the substrate, represents a crucial step toward massively deterministic assembly of the NW building blocks for electronic circuitry and logic gates. This capability has been demonstrated by Schwartzman et al. in 2013,^[37] built on the guided growth of horizontal GaN NWs, where parallel NW FETs were fabricated with a high yield up to 85%.^[37]

4. Planar Nanowire Growth with Thin Film Precursor

4.1. Amorphous Thin Film Precursor

As described above, a gas precursor feeding will naturally encourages a vertical growth of standing NWs, as the precursor

molecules are mostly supplied from the top direction. For the epitaxial horizontal growth of VLS NWs,^[3,5g,24b,25–27,28c,29a,c-e,30,34,36d,f,38] the formation of an energetically favorable bottom interface with the substrates helps to confine the leading catalyst droplets to proceed in-plane. This logic thus points to a more straightforward approach to enforce a planar growth of NWs by replacing the gas feeding with a thin film precursor on the substrate surface, as shown in **Figure 6a**, where the amorphous thin film has a higher Gibbs energy with respect to the crystalline phase of NWs, say $G_{\text{if}}^{\text{a}} > G_{\text{NW}}^{\text{c}}$. An ideal model system is to adopt amorphous Si (a-Si) thin film as precursor to produce crystalline SiNWs, via an in-plane solid (a-Si)–liquid–solid (SiNW) (IPSLS) growth mechanism, first proposed and demonstrated by Yu et al. in 2009.^[39] In this work, a low melting point metal of indium (In) was chosen as catalyst, which is considered as an alternative to the widely used Au catalyst, as the latter is known to introduce deep mid-bandgap level in c-Si that highly efficient recombination centers for minority carriers.^[40]

Though this in-plane growth of SiNWs^[39] adopts solid a-Si thin film as precursor, the IPSLS growth bears a similarity to the




Figure 6. In-plane solid–liquid–solid growth of SiNWs with amorphous Si thin film as precursor. a) illustrates schematically the principal fabrication procedure for an IPSLS growth of SiNWs (scale bar, 5 μm) with an SEM image of the typical in-plane SiNWs shown in the inset (scale bar, 300 nm). b) A close examination of a SiNW led by a brighter In droplet. The scale bars in (a) and the inset of (a) are 5 μm and 300 nm, respectively. Reproduced with permission. a,b) Reproduced with permission.^[41] Copyright 2010, American Physical Society.

VLS process: both of them are mediated by catalyst metal droplets, and the diameters of the as-grown SiNWs are both determined by the size of the leading catalyst droplets. Actually, In and tin (Sn) have been successfully used to mediate a gas-fed VLS growth of vertical SiNWs at a low temperature ≈ 300 °C for the construction of radial junction thin film solar cells.^[42] For the IPSLS growth (Figure 6a), the first step of catalyst formation step is basically the same, where the wafer or glass substrates coated with a thin layer of In or ITO were first treated by H₂ plasma at a temperature higher than the melting point of the catalyst metal in a conventional PECVD system. This is to remove the native oxide layer on the thermally evaporated In layer, or to reduce the ITO layer to precipitate and form In droplets with relatively uniform size and distribution. The diameter of the In droplets can be readily adjusted by tuning the processing temperature, power density or the initial In/or ITO layer thickness, which are critical bases for controlling the diameter of the in-plane SiNWs.

In the next step, the substrate was cooled to a temperature below the melting point of catalyst droplets (for In it is $T_m = 157$ °C), followed by an a-Si coating to a thickness of t_{aSi} , by using silane plasma. The low deposition temperature guaranteed that no VLS growth of vertical SiNWs will happen, as the In catalyst droplets were frozen to solid state. After that, the substrate was heated to above 300 °C and annealed in vacuum or in H₂ ambient. During this course, the metal droplets became molten again and started to absorb the nearby a-Si to establish a supersaturation state in the In droplet. Eventually, c-Si seeds will form preferentially at the bottom edges, joint by the liquid droplet and the substrate surface, and continue to grow larger and larger to tilt the droplet to move into the opposite direction.^[43] It is also found there exists a matching criteria for the a-Si layer thickness and the initial size of the catalyst droplet, in order to kick off successfully an in-plane movement of the SiNWs, otherwise the droplets could just end up with self-locked status. During an in-plane growth of SiNWs, the amorphous a-Si thin film is constantly absorbed at the front In/a-Si interface into the In droplet, while crystalline SiNW is produced at the rear SiNW/In deposition interface. Figure 6b shows a typical SEM image of the in-plane SiNW, led by a brighter In droplet ahead. Here, the driving force arises from the different Gibbs energy between the a-Si and SiNW, which is known to be around $\Delta G \approx 0.12$ to 0.15 eV,^[41,43] depending on the disordering and defective states in the amorphous matrix.

Before going to the details of growth mechanism and control of the IPSLS NWs, it could be helpful, as well as necessary, for the readers to clarify two points.

First, this in-plane SLS mechanism should be distinguished from the other solid–liquid–solid growth mechanism of crystalline and amorphous SiNWs,^[44] or even oxide NWs,^[45] which are mostly catalyzed by using nickel (Ni) nanoparticles placed upon Si wafers at elevated temperature ranging from 900 to 1100 °C. Actually, the precursor source for the SLS growth is the c-Si substrates that were consumed by the Ni nanoparticles at the Ni/c-Si bottom interface, and then precipitated at the top Ni/NW interface, due to a sharp temperature gradient imposed by gas flow. More importantly, the NWs produced via the SLS mode are mostly vertical and random matrices, which

are apparently different from the planar NWs addressed in this Review.

Second, the IPSLS growth process can be viewed as a nanoscale solid-phase-epitaxy (SPE) growth,^[43] where molten In or Sn liquids are also used for depositing high quality crystalline Si thin films, except that the In liquid droplets are allowed to move on planar surface, so as to produce well-defined and continuous SiNWs, with a diameter proportional to the size of the catalyst droplets. Meanwhile, the IPSLS process also differs from the metal induced crystallization process, which has been heavily investigated in last decades to produce polycrystalline Si (poly-Si) from a-Si thin film for high performance electronics.^[46] The fundamental difference lies that the metal used in MIC process forms atomic scale silicide layer, and the crystallization is rapid and even explosive, typically resulting in circular poly-Si zones, instead of well-defined SiNWs.

4.2. Growth Balance Condition and Geometry Engineering

Compared to the best-known VLS growth,^[7b,17] a distinctive feature of the IPSLS growth is that the liquid droplet is now sandwiched by two solid/liquid interfaces (Figure 7), one is the front catalyst/a-Si interface, the other is the rear SiNW/catalyst interface. For a typical VLS growth, the liquid catalyst droplet is only propped up by the bottom catalyst/NW interface, as the top and the sidewall interfaces are all soft catalyst/gas boundary, which has little, if any, force to exert on the liquid droplet. Therefore, the droplet can preserve basically a spherical shape during the VLS growth in a gas feeding environment to produce relatively straight NWs, or bending ones due to the formation of twin or structural defects in the NWs or faceting on the sidewalls.^[47] By contrast, having two stronger holds provided by the front a-Si/In and the rear In/SiNW solid/liquid interfaces, the liquid droplets can be significantly distorted, being squeezed (or stretched) if the front interface is moving relatively slower (or faster) than the rear one. This distortion can be significant enough to be exploited to engineer the geometry of the as-produced NWs to vary from bending zigzag springs,^[48] to straight ones and even island-chains with self-oscillating diameter modulation.^[49] This is because the relative moving speeds of the front and the rear interfaces is tunable by controlling the a-Si layer thickness h_{aSi} , or more precisely by adjusting the ratio of $\rho = h_{aSi}/D_c$, where D_c is the diameter of the catalyst droplet. That is, given the size of catalyst droplets, controlled by the initial In layer thickness, the hydrofluoride (HF) power and the temperature of H₂ plasma treatment in the catalyst formation step, the relative moving speeds of the front and the rear interfaces can be adjusted by the a-Si layer thickness, as a convenient parameter to engineer the geometry of the in-plane SiNWs.^[50]

This unique capability derives from a stringent growth balance, or mass conservation, condition for the in-plane growth of NWs, which states that the Si atoms absorbed from the front absorption interface should be equal to the Si atoms precipitated out of the droplet to deposit as c-Si NWs at the rear interface. As a detailed discussion and derivation of the balance condition is provided in ref. [50], only a brief summary of this formulation is presented here. At the front absorption




Figure 7. Schematic illustrations of the driving force and the absorption and deposition interfaces in an IPSSL growth with a-Si thin film as precursor, compared to the situation in a VLS growth process. Reproduced with permission.^[50] Copyright 2010, Elsevier.

interface, advancing at a speed of v_{abs} , the incoming flux of Si atoms taken from a-Si thin film is written as

$$J_{\text{in}} = v_{\text{abs}} h_{\text{aSi}} D_c / \Omega_{\text{Si}} \quad (1)$$

where Ω_{Si} is the atomic volume of Si atom. For the rear deposition interface, the outgoing deposition flux of Si atoms to the end of SiNW is

$$J_{\text{out}} = v_{\text{dep}} D_{\text{NW}}^2 / \Omega_{\text{Si}} = v_{\text{dep}} \alpha^2 D_c^2 / \Omega_{\text{Si}} \quad (2)$$

with D_{NW} the diameter of the NW, which is roughly proportional to the diameter of the catalyst droplet via $D_{\text{NW}} = \alpha D_c$. $\alpha \approx 0.4$ to 0.6 is determined by the surface or interface tension balance at the triple phase line.^[50] Equation (2) is established based on the assumption that the as-grown SiNW has a round cross-section. Apparently, the incoming absorption flux J_{in} and the outgoing deposition flux J_{out} scale with the size of catalyst droplet linearly and quadratically, respectively. For a stable in-plane growth, equalizing Equations (1) and (2) yields a balance condition that reads

$$J_{\text{in}} - J_{\text{out}} \rightarrow v_{\text{abs}} h_{\text{aSi}} D_c = v_{\text{dep}} D_{\text{NW}}^2 \rightarrow \eta = \frac{v_{\text{abs}}}{v_{\text{dep}}} = \frac{\alpha D_c}{h_{\text{aSi}}} = \alpha / \rho \quad (3)$$

Equation (3) tells that the relatively moving speed of the front absorption and the rear deposition interfaces can be readily controlled by a simple ratio of $\rho = h_{\text{aSi}} / D_c$, which is a parameter that can be precisely controlled in plasma deposition and catalyst formation.

As an example of this geometry engineering capability for the in-plane growth of NWs, Xue et al. demonstrated in 2016, a self-automated growth of zigzag SiNW springs, by using Sn as catalyst droplets.^[48] The growth balance condition was adjusted

to a slightly squeezing status, that is the rear interface always tends to move a little bit faster than the front absorption interface with $\eta < 1$. This situation can be obtained by choosing a relative thicker a-Si layer thickness, according to Equation (3), and the gradually squeezed droplet will develop a series of periodic self-turning dynamics (Figure 8a), to release the accumulated strain and restore energetically favorable spherical shape. Remarkably, this growth dynamic can be directly observed in situ in an SEM system equipped with a heating stage. This is because the in-plane growth of SiNW requires no gas feeding that will otherwise be a challenge for the electron beam imaging in high vacuum system. Thanks to this unique feature of the IPSSL growth, snapshots of the zigzag growth of SiNW led by brighter Sn catalyst droplets were captured and shown in Figure 8b, where periodic squeezing and turning growth details can be clearly observed in the SEM images. In addition, high resolution TEM analysis of the zigzag SiNWs reveals a mono-like crystal structure in the zigzag SiNWs, which are composed of twin-reflected and interlaced crystalline domains, as a consequence of a cyclic crystallographic-index-lowering turning sequence. The twin planes are always found at the turning arms of the zigzag SiNW, corresponding to the change of turning direction at the end of each growth cycle. At the end, the mechanical properties of these self-assembled SiNW springs were testified by using nanoprobe in SEM system, and it is shown that the geometry engineered springs can sustain a tensile loading $>12\%$, significantly larger than the fracture limit of rigid c-Si bulk. Note that, similar zigzag SiNWs are also observed for the In-catalyzed SiNWs,^[50] with the basically same formation mechanism, indicating this is indeed a generic strategy for tailoring spring-shaped NWs.

To the opposite situation with $\eta > 1$, that is, the rear deposition interface is lagging behind the front absorption interface, straight SiNWs are usually produced, as a result of the pulling




Figure 8. Geometry engineering of the in-plane SiNWs. a,c) The SEM images of zigzag, straight, and island-chain SiNWs grown with In droplets, engineered by significant interface squeezing and stretching forces, respectively. b) The in situ SEM snapshots of the zigzag growth of SiNW springs. The scale bars in the inset of (a) and in (c) are 50 and 200 nm, respectively. a,b) Reproduced with permission.^[51] Copyright 2016, Wiley-VCH. c) Reproduced under the terms of the CC-BY Creative Commons Attribution 4.0 International License (<http://creativecommons.org/licenses/by/4.0/>).^[52] Copyright 2016, The Authors, published by Springer Nature.

or stretching effect of the leading droplet on the produced SiNWs.^[39,41,43,50] Interestingly, if the interface stretching effect becomes significant enough, a self-modulated and periodic diameter variation dynamic can be stimulated during the in-plane growth of SiNWs, transforming them into continuous or even broken island-chain NWs.^[49] This island-chain transformation is quite similar to the breakage of a stream of water into discrete droplets, driven by the minimization of surface energy via a Plateau–Rayleigh (P–R) transformation,^[53] despite that the island-chain SiNWs were grown at a temperature below < 350 °C, far below the melting point of c-Si of 1414 °C. Specifically, the island-chain SiNWs were grown via a Sn-catalyzed IPSLS process, where the a-Si layer was set to be relatively thinner than that required for a balanced growth.^[49] Under a significant interface stretching on the liquid catalyst droplets, they will first deform into an elongated shape, which then leads to a shrinkage of the cross-section area (as the volume is constant) and a reduced diameter of the as-produced SiNW segment (Figure 8c), if every time the deposition rate at the narrower SiNW segment can pick up the speed to catch up the front absorption interface, a thicker island region will emerge, resulting in a continuous island-chain structure. Otherwise, the SiNW will decay into a chain of broken c-Si grains along the moving courses of Sn catalyst droplets. It is also noteworthy that this diameter-modulated island-chain NWs could serve as ideal fundamental structure to construct single electron devices.^[54] Particularly, the nanoscale island-chain structure can be fabricated via a low temperature self-assembly process, and grown into precise locations (via a guided growth technique as will be explained later), which greatly facilitates the electric connection and device fabrications.

4.3. Epitaxial Growth with Thin Film Precursor

Epitaxial growth of high quality thin film or nanostructures upon crystalline substrates is a critical technology to construct a wide range of high performance electronic, optoelectronic, and photonic applications.^[55] The underlying substrate lattice provides not only a perfect atomic reference for the subsequent epitaxial growth, but also a desirable guidance for the growth direction of nanostructure.^[55,56] Compared to the epitaxial growth of vertical NWs^[57] or horizontal NWs^[3,5g,24b,25–27,29a,c,d,30,34,36d,f,38a–c,e–g] via VLS mechanism upon various wafer substrates, the IPSLS growth is intrinsically a planar growth, which is confined by the amorphous thin film precursor to form a close contact with the underlying substrate. In this sense, the IPSLS growth is more apt to carry out an epitaxial growth on crystalline substrate.

The first homoepitaxial growth of in-plane SiNWs was indeed demonstrated by Yu et al. in 2014,^[56] where In were chosen as catalyst metal and deposited, by using electron beam or thermal evaporation, upon clean Si(100) wafer substrates. In order to guarantee an epitaxial growth, the native oxide on the wafer surface has been removed by HF dipping, prior to being loaded into PECVD system. Then, the samples were treated by H₂ plasma for catalyst droplet formation and coated with a-Si layer as precursor, as described above. Note that, the a-Si deposition was done at a low temperature of 180 °C (nominal temperature), so no SPE growth should be expected. Finally, upon annealing at 350 °C, the In droplets start to move on the surface, but now most of them are observed to follow exactly the crystallographic orientations of the underlying Si wafer substrates along Si(100) directions (Figure 9a). Interestingly, even




Figure 9. Homoepitaxial growth of SiNWs upon Si wafer substrate. a) depicts the fundamental steps involved in an epitaxial growth of self-aligned SiNWs on Si(100) substrate. b) More SEM details of the epitaxially grown SiNWs. The scale bars in (b) and the inset of (b) are 10 μm , 3 μm , and 300 nm, respectively. a,b) Reproduced with permission.^[56] Copyright 2014, American Chemical Society.

the turning angles are always of regular 90 °C, which is exactly the intersection degree among the Si<100> directions. Compared to the nonepitaxial SiNWs, which are usually random and irregular in geometry, the epitaxially grown SiNWs are mostly very straight, long, and regular wires, as witnessed in Figure 9b. Moreover, cross-section HR-TEM characterizations confirmed that the epitaxial SiNWs are flatter than the nonepitaxial ones, reflecting a clear tendency for the SiNWs to form a wider homoepitaxial interface with the underlying wafer substrate, where the interface energy is in principle close to zero.

In addition, growing p-type SiNWs over n-type Si wafer substrate leads to the formation of a rectifying p–n junction, and the electronic transport property can be easily verified by using the probe of conductive AFM system in a vertical transport configuration.

While the homoepitaxial growth of SiNW upon c-Si wafer has been accomplished via a commensurate epitaxy process, that is no lattice mismatch, seeking incommensurate epitaxy growth of SiNWs directly upon insulating substrate is also highly valuable in view of establishing, for example, high




Figure 10. Epitaxial growth of the IPSLS nanowires on sapphire substrate. a) SEM image of the epitaxial IPSLS nanowires growth on sapphire substrate. The nanowire has a 90° turning angle. b) Comparison of the epitaxy nanowire and the nonepitaxy growth nanowire. The epitaxial nanowire is straight and regular while the nonepitaxial nanowire is irregular and smaller. a,b) Reproduced with permission.^[55] Copyright 2016, American Chemical Society.

performance silicon-on-sapphire (SoS) electronics. SoS is considered as a special favor of silicon-on-insulator (SOI) technology,^[58] where a large portion of parasitic capacitance can be shed off to enable a faster transistor operation, lower power consumption and potentially a higher integration density as the reverse-biased isolation zones required in bulk c-Si CMOS are no longer necessary for integration upon SoS substrate.^[59] For this purpose, R-plane sapphire, featuring a similar atomic arrangement to Si(100) surface, are usually used as the substrate for heteroepitaxial growth of c-Si thin film. However, this usually requires a high temperature >900 °C processing, and the large thermal expansion coefficient mismatch between sapphire and c-Si thin film^[58] will cause, during the final cooling step, a high density of defects in the as-grown Si thin film. For these reasons, a low temperature heteroepitaxial growth process is highly desirable. Growing in-plane SiNWs directly upon R-plane sapphire (SP) substrate was proposed by Xu et al. in 2016 to address these challenges.^[55] It is shown that the in-plane SiNW growth can happen at a low temperature of 350 °C, with self-aligned directions following the SP[-1101] and SP[11-20] crystallographic orientations (Figure 10). Also, the nanoscale SiNW channels are formed in a single-run In droplet travel, exempting the need for later lithography for channel definition. More importantly, the SiNWs can also better dissipate the remnant lattice mismatch strain accumulated at the SiNW/SP interface, compared to a complete coverage of epitaxial thin film over the SP substrate surface. Based on the SiNW-on-insulator configuration, the authors also succeeded in demonstrating a fin-gate FET device, with reasonable $I_{\text{on}}/I_{\text{off}}$ ratio >10⁴ and mobility of 50 cm² V⁻¹ s⁻¹, through such a low temperature fabrication process.

It is also important to note that both the homoepitaxial and heteroepitaxial in-plane growths are subject to the constraint of growth balance criterion, as stated in Equation (3). For the

in-plane growth with condition largely deviated from the balance parameters, a continuous epitaxial growth is not guaranteed. Specifically, if the a-Si layer is too thin, the SiNWs will decay into a chain of discrete islands, though most of them appeared as separate pyramids with clear facets,^[56] implicating the existence of a coherent epitaxial interface at the bottom connected to the underlying wafer or R-plane sapphire substrates. On the other hand, the authors also point out that the epitaxial growth relies on the direct formation of discrete seeds directly on the bottom epitaxial interface, which inherit the orientation information from the crystalline substrate and are later merged into a continuous wire by the advancing SiNW/catalyst interface. This is indeed a critical requirement to guarantee a unidirectional growth of the NWs. For the growth with a too thick a-Si layer coating, the formation of crystalline seeds, directly contacting to the bottom substrate interface becomes more difficult, and as a consequence, an epitaxial growth is difficult to happen and most of the in-plane SiNWs will grow in a free and nonepitaxial manner.

4.4. Guided Growth of In-Plane NWs by Step Edges

As a prerequisite for scalable application of NWs-based electronics, the self-assembly NWs have to be positioned or grown into precise locations for a reliable device integration. Importantly, this has to be accomplished via an economically feasible and affordable approach, which is also supposed to be compatible to the standard planar Si technology and processing. Epitaxial growths of NWs via VLS^[38f] and IPSLS^[55,56] mechanisms have proven efficient and useful in producing self-aligned NW channels for FET device prototyping, which represent a critical step forward toward integrating the self-assembly building blocks for practical applications. In the next step, the NWs are

supposed to grow directly into precise locations in planar electronic architecture, so as to enable a deterministic and reliable integration of NWs, importantly via a scalable and affordable strategy. To this end, an in-plane growth of NW confined to 2D planar surface by adopting thin film precursor is advantageous, as now a precise guided growth requires only a 2D–1D = 1D confinement that can be defined on surface, reduced from the 2D confinements provided by nanopores or nanochannels in directing 3D VLS growth of NWs.

Fortunately, for the in-plane NWs grown via IPSLS mode, this 1D confinement can be provided by simple step edges, as depicted schematically in **Figure 11a**, which can be easily patterned upon planar substrate by using low resolution lithography and etching process, or even by sliding sandpaper over the substrates. The first report of a guided growth phenomenon of in-plane SiNWs was published in 2009,^[61] where the edges of ITO pads predefined on wafer substrates were found to be able to attract the movement of In droplets, and thus producing self-aligned SiNWs along the step edge lines (**Figure 11b**). This ability derives from the fact that the a-Si coated on the vertical or oblique sidewalls of step edges forms an extra absorption interface (**Figure 11c**) with the liquid catalyst droplets, which

can thus attract and guide the droplets to move along the edges. The stability of this guided growth strategy is indeed quite remarkable, as it has been observed that the in-plane SiNWs can be guided to grow over bending corner edges with largely varied local curvatures. And the guided growth control can be applied to SiNWs with different diameter ranging from tens to hundreds of nanometers, given a proper step height and growth balance condition.

In addition, according to Jeon et al.,^[101] a precise guided growth can also be accomplished via an a-Si channel guiding approach, where narrow a-Si stripes were predefined by etching and used to enforce the growth of in-plane SiNW into and along the channels covered by a-Si stripes. Note that, in order to impose a stringent guidance for the catalyst movement, the width of the a-Si channels should be comparable to or thinner than the diameter of the leading catalyst droplet, which is indeed a challenge for conventional lithography technology (usually with spatial resolution > 1 μm). However, the a-Si channel guiding technology has a unique capability, that is it can control the diameter of the SiNWs by adjusting the a-Si channel widths,^[61] which could be useful for seeking further geometry control over the SiNW channels. Furthermore,




Figure 11. Guided growth of in-plane SiNWs along step edge lines. a) Schematics of the fabrication procedure of guiding edge for directing an in-plane growth of SiNWs. b) SEM images of the in-plane SiNWs guided along a corner and the periphery of a sphere. c) Schematically the absorption fronts of an In droplet contacted to and thus attracted by a guiding edge. d) The four possible contact situations between the droplet and a step edge, while their corresponding total Gibbs energies are calculated and plotted in e) against different initial diameters of the leading catalyst. f) An SEM image of an ultralong SiNW that was guided, released, and captured by step edges with varied local curvatures. a–f) Reproduced with permission.^[60] Copyright 2015, Royal Society of Chemistry.

as an extension of the a-Si channel guiding technology, the in-plane SiNWs can also be guided along the edges of a-Si coated regions. But this has to be carried out with a growth balance condition that deviates toward $\eta < 1$ (with thicker a-Si according to Equation (3), where the droplets will tend to grow along the a-Si edges as a mechanism to release the accumulated strains in the catalyst droplets due to interface squeezing).

Though the guided growth of in-plane NWs has been successfully applied to deploy an orderly array of SiNWs for FET applications in 2011,^[62] a comprehensive understanding of the key control parameters in achieving a stable guided growth was not established until 2015.^[60] In this work, the authors focused on the growth balance conditions encountered by a running catalyst droplet that contacts to a simple step edge, with four distinct principal situations of flat, concave corner, convex corner, and striding over configuration, as illustrated in Figure 11d. In contrast to the relatively simple planar growth scenario, the addition of an extra absorption front on the edge sidewall modifies greatly the balance condition, described by Equation (3), for planar growth. Here, the Gibbs energy of a catalyst droplet, contacted to a step corner, is composed of both surface and interfacial energies. The catalyst droplet is allowed to deform to minimize the Gibbs energy, and switch among the different contact scenarios. Though the details of the analytic model are beyond the scope of this Review, the interested readers can refer to ref. [60] for a comprehensive discussion. In short, the major conclusions can be summarized, as shown in Figure 11e, where the total Gibbs energies, seen by the leading catalyst droplets (after structural adjustment to minimize the Gibbs energy), are plotted against the diameters of the droplets. It is interesting to see that, a guided growth along the step edge is not always energetically favorable, particularly for the tiny In droplets, which will prefer instead growing into flat surface area (shun away from the guiding edges) or adopt a convex-corner contact. For the larger droplets, guided growth with concave contact becomes more energetically preferable, as they allow the catalyst droplet to arrive at a lower Gibbs energy, compared to other scenarios. Of course, for too large droplets, with diameter much higher than the height of the guiding step, a striding over contact is indeed the most favorable situation. Indeed, these predictions are mostly verified in experimental observations. This model thus provides critical fundamental understanding, as well as a practical guide, for achieving a reliable guided growth of in-plane SiNWs. It was also shown that, the guided SiNWs can be released at pointy or sharp turning of the step edges, for example, a guided SiNW was observed to detach from the guiding edge at a sharp turning ($\approx 130^\circ$) place, see the SEM image in Figure 11f, and got captured again by another guiding edge after a free travel in planar surface region.

4.5. Catalyst Doping Control in Planar NWs

Doping has been a critical aspect for NW-based electronic and optoelectronic applications. For metal droplet catalyzed VLS or IPSLS growth, the incorporation of catalyst atoms into the as-grown NWs is known to result in effective p-type^[49,62] or n-type^[63] doping, which are promising alternative strategy to the conventional doping controls of VLS SiNWs by using gas

dopants.^[64] For example, by using bismuth (Bi) or BiSn alloy as catalyst, n-type vertical SiNWs have been grown without the use of any toxic phosphine gas dopants, providing a beneficial basis for the construction of radial junction photovoltaics.^[42g,63b] For the in-plane growth of SiNWs, the In catalyst atoms are also observed to be incorporated into the SiNWs, serving as p-type dopants to give off hole carriers, which has been verified in the transfer properties of SiNW FET devices.^[62] For the incorporation of aluminum atoms into Si NWs, a colossal injection model was proposed by Moutanabbir et al. in 2013,^[63a] where the key kinetic steps in the incorporation of catalyst atoms into c-Si lattice were identified and discussed. In fact, the incorporation of catalyst atoms into the as-grown NWs is almost an inevitable phenomenon, as well as a unique aspect, for all the metal-droplet-catalyzed self-assembly growth of NWs. Taking it as a disadvantage or an opportunity depends on to what extent we can understand, control, and make a better use of these incorporated catalyst atoms for desired functionalities.

In order to understand the distribution of the incorporated catalyst atoms, atomic probe tomography (APT) provides the most straightforward tool to reconstruct the atomic and compositional distribution in a chosen volume of SiNWs. Several reviews are available for the readers who hope to obtain detailed information of the APT technology.^[65] For instance, the distribution of In atoms in a selected volume of $40 \times 40 \times 875 \text{ nm}^3$ in In-catalyzed SiNWs was obtained by using APT analysis (Figure 12a,b), which reveals that the In atoms, with a concentration as high as $\approx 10^{19} \text{ cm}^{-3}$, can be clearly distinguished among the Si lattice. However, the In atoms are known to induce a defect level lying 160 meV above the valence band top of c-Si, which is much deeper than the activation energy of 45 meV for boron atoms. This leads to a rather low ionization rate of the incorporated In atoms even in substitutional positions, which is estimated to be equivalent to a boron doping of only $\approx 40 \times 10^{17} \text{ cm}^{-3}$,^[66] a medium level that will not cause too much doping for the SiNWs to serve as semiconducting channels. Indeed, prototype FET device fabricated on the In-catalyzed SiNW demonstrated a p-type channel behavior with hole mobility of around $200 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$,^[67] indicating that the In catalyst incorporation in SiNWs is indeed helpful to achieve active and efficient p-type doping and, at least, not detrimental. High performance SiNW-based thin film transistors (TFTs) devices also confirm this point, which will be elaborated with more details in the following chapters.

Then, the catalyst atom incorporation dynamic into the SiNWs grown via IPSLS mechanism was investigated systematically by Chen et al. in 2014,^[49] by using APT and HR-TEM technologies, in close comparison to the SiNWs grown via VLS mode by using In and Sn catalysts (Figure 12b), rather high concentration and uniform distributions of In and Sn atoms have been witnessed in the IPSLS-grown SiNWs, which can be measured to be 1.5×10^{19} and $1.3 \times 10^{19} \text{ cm}^{-3}$ for the In and Sn atoms, respectively. In comparison, the incorporation concentrations of the In and Sn atoms in the VLS-grown SiNWs, even at a high growth temperature of 400°C , are only $1.5 \times 10^{18} \text{ cm}^{-3}$ and $6.8 \times 10^{18} \text{ cm}^{-3}$ for the In and Sn atoms, respectively, roughly an order's of magnitude lower than that in IPSLS SiNWs. Actually, even the lower In atom concentration in the VLS-grown SiNWs is much higher than the




Figure 12. Doping control in SiNWs via catalyst atom injection. a) SEM images of the SiNWs grown via VLS or IPSLS mechanism for atomic probe tomography (APT) characterizations. b,c) Comparison of the reconstructed 3D distribution of the incorporated In or Sn atoms in the as-grown SiNWs via VLS and IPSLS processes, without or with the presence of twin planes, respectively. d) The increased catalyst atom concentration of In and Sn atoms in the SiNWs, as functions of growth rates. The scale bars in (a) are 500 nm, 500 nm, 500 nm, 100 nm, 2 μm , and 100 nm, respectively. The scale bars in (b) and (c) are 20 nm. a–d) Reproduced with permission.^[49] Copyright 2014, Springer Nature.

equilibrium concentration with c-Si, which is in the order of 10^{17} cm^{-3} for In atoms in c-Si lattice, while for Sn atoms the equilibrium value is much higher to be 10^{19} cm^{-3} .^[68] In fact, the only difference for the IPSLS-grown planar SiNWs and the VLS-grown vertical SiNWs is the growth rate, and the former is typically in the range of 10 to 10^2 nm s^{-1} ,^[49] while for the VLS growth the rate is usually $<1 \text{ nm s}^{-1}$. The fundamental reason behind is the different feeding precursors, where the a-Si thin film feeding is indeed much denser compared to that could be arrived by using a gas precursor feeding (Figure 12c), the incorporated catalyst atom concentrations are not simple constants for both the In and Sn mediated growth of SiNWs via IPSLS or VLS modes. Rather, they all increase monotonically with the

increase of growth rate, and this trend is more prominent for the incorporation of In atoms (Figure 12d), which is observed to increase by more than one order of magnitude when the growth rate is boosted from 6 to 40 nm s^{-1} . For the very high concentration of In atom incorporation, precipitation of In to the nearby twin planes was detected by both APT and high-resolution STEM.

This finding indicates a unique nonequilibrium catalyst atom injection mechanism that can be adopted to achieve a tunable catalyst atom incorporation over a wide range of concentration. While more details of the model are already discussed in ref. [49], the key mechanism can be assigned to the rapid atomic piling kinetics happened at the fast growing SiNW/catalyst interface.

In brief, when the growth rate is increased, the chance for the attached catalyst atoms to be imprisoned/or covered by the following Si atom deposition increases proportionally, or in other words, the relaxation time for the catalyst atoms to retreat away from the newly forming SiNW top interface is reduced for a faster growth of SiNW. This will lead to the incorporation of more catalyst In or Sn atoms into the SiNWs. Note that, the very fast growth rate, enabled by the IPSLS growth mechanism, is the key for this nonequilibrium catalyst atom injection effect to manifest and become potentially useful for controlling the doping effect in the in-plane SiNWs.

4.6. Compositional Control of Ge/Si Island-Chain NWs

In addition to the geometry or diameter engineering of NWs, compositional modulation is another key dimension of control that can help modify the band profile in the 1D channels to enable a series of artificially designed electronic, photonic, and phononic functionalities.^[69] A rather straightforward logic can be followed in the metal catalyst assisted growth of NWs, that is, the composition of the NW segment, formed at specific moment, is all determined by the feeding precursor, or more precisely by the ingredient atoms dissolved in the leading catalyst droplets. Therefore, it is easy to apply this logic in a VLS growth procedure, where alternating the gas feeding of GeH₄ and SiH₄ will yield hetero-NWs with alternating Ge and Si segments, and this has indeed been demonstrated successfully by different groups in the last decades.^[70] However, this approach also demands a stringent gas alternation control during the

VLS growth of NWs, and an abrupt compositional switching from one ingredient to another in the NW is difficult to achieve due to a reservoir effect in the catalyst droplets.^[71] For example, hetero-Ge/Si NWs or Ge/Si superlattice NWs, grown via VLS approach with alternated Ge and Si gas supplies, can only achieve a Ge content modulation in the range of 0–30%.^[70a] In order to improve the compositional contrast, long intervals and purging steps have to be inserted between the Ge or Si growth periods,^[70a,72] or by using alloy catalyst droplets^[73] or lowering the growth temperature,^[74] to reduce the remnant ingredient concentration in the catalyst droplet. So far, abrupt Ge/Si transition of several atomic layer thick has been accomplished via a vapor–solid–solid mode, but only at an extremely slow growth rate <0.4 nm min⁻¹.^[75]

Another strategy to accomplish an efficient compositional modulation in the NWs is to explore the growth dynamics of the leading catalyst droplets. Though the strong interface stretching or squeezing forces during an IPSLS growth has been utilized to produce diameter modulated island-chain SiNWs, the potential of this in-plane growth for compositional modulation has not been investigated until recent years. In 2018, Zhao et al. proposed an a-Si/a-Ge bilayer feeding growth of in-plane NWs to accomplish a self-modulated hetero-Ge/Si superlattice-like NWs.⁶⁹ Specifically, a thin film of a-Ge layer was first deposited and then buried by an a-Si capping layer, as diagramed schematically in **Figure 13a**. When the In catalyst droplets are active to grow in an annealing at 350 °C, the liquid droplets developed a unique rolling and bouncing nanoscale hydrodynamics, which helps to modulate the effective absorption depth into the underlying bilayer automatically and periodically.




Figure 13. Compositional engineering and the formation of Ge/Si island-chain superlattice hetero-NWs. a) Schematic of the fabrication procedure of Ge/Si island-chain hetero-NWs by adopting a stacked a-Si/a-Ge bilayer precursor, with typical SEM images shown in the lower panels. b) HR-TEM characterization and EDS mapping of a segment of Ge/Si NW, with the extracted Si and Ge content variation plotted in the lower panel. The scale bars in (a) and (b) are 500 nm, 100 nm, 50 nm, 200 nm, 1 nm, 10 nm, and 10 nm, respectively. a,b) Reproduced with permission.^[69] Copyright 2018, American Chemical Society.

As a consequence, the as-grown NWs are composed of a chain of Ge-rich (>75%) wider island nodes, connected by narrower pure SiNW segments. The c-Ge segments are identified as the brighter and wider islands in the dark-field TEM imaging due to their higher density compared to that of the c-Si phase as seen in Figure 13b. The Ge/Si transition interface is rather sharp, with a transition region thickness of only ≈ 4.1 nm, considering that this self-modulation growth was accomplished without any external control and intervention. The compositional modulation was further confirmed by surface potential scanning mapping, where due to the type-II band alignment between Ge and Si regions, electrons, and holes are separated automatically and accumulated into the Si chain and Ge-rich island regions, leading to detectable potential variation on the surface of the Ge/Si NWs.

For the formation mechanism, the authors proposed a descriptive mode, where the rolling forward behavior of the droplets and its impact on the convective mass transport and absorption inside the catalyst droplets are highlighted. It is reasonable that a liquid droplet moving on substrate surface will be forced into a rolling dynamics, as otherwise a simple sliding on solid ground will be far more energetically costly and inefficient. This thus causes a convective mass transport inside the droplet that will encourage the absorption from the front interface, while suppressing the absorption or consumption on the bottom interface. If the droplet can proceed fast enough, the rolling and thus the convective transport will become significant, to an extent that the droplet will not consume all the a-Si layers during its lateral travel. The author also provided experimental proof for this unique floating in-plane growth, as for some catalyst droplets the monolayer of a-Si will not always be completely absorbed and the remnant a-Si layer can be clearly discerned in the SEM image. Then, after a period of floating growth of the catalyst droplet over the top a-Si layer, the speed will gradually slow down and this will lead to an eating through of the top a-Si layer, touching the buried a-Ge layer. Interestingly, Ge atoms have a much higher equilibrium concentration in In than that of Si atoms, and thus the Ge layer can be quickly absorbed by the catalyst droplet to precipitate a larger Ge-rich island node. Of course, the absorption of the underlying a-Ge layer is also limited by the capping a-Si layer, and to some extent the In droplets will be pushed by the newly formed Ge-rich island to pick up the speed and roll forward again. This scenario has been supported by a straight-forward in situ SEM observation of the Ge/Si hetero-NW growth, where the positions of the front and the rear interfaces are followed in real time, so as to extract the change of growth rates for these interfaces and the droplet as a whole. Periodically changes of the moving rates (slowing down and accelerating) were indeed observed and coupled to the formation of apparent Ge-rich island nodes. While a more comprehensive model has to be established in order to address all the dynamics details of this self-modulated Ge/Si hetero-NW growth, this simple bilayer feeding approach has a great potential to be used as a new dimension of control for achieving simultaneous compositional and geometrical engineering in the in-plane Ge/Si NWs. Meanwhile, the potential of this approach to tailor the composition in NWs of other material systems remains still to be explored.

5. Device Applications Built on Planar Nanowires

Planar assembly of synthetic NWs or direct growth of horizontal NWs into orderly arrays or precise locations, with known channel numbers and orientations, provide the solid basis for a reliable construction of scalable electronic logic gates, optoelectronic, photodetector, and sensor applications in the mature planar integration architecture. In the following sections, the prototype devices based on the NW building blocks arranged, connected, and deployed on planar surface will be reviewed.

5.1. Sensors, Photodetectors, and Photovoltaics

Si or other semiconducting NWs, which are grown via VLS procedure, transferred, and connected upon oxide coated wafer substrates, have been widely used to prototype various field effect biosensors, with different surface functionalization techniques.^[10a,b,i,k-o,76] The major advantage of self-assembled NWs for biosensing applications is that the surface grafting of targeted bio or gas molecules, with characteristic charge status, can result in an effective gating effect on the quasi-1D NW channels, which can be rapidly detected as convenient electric signals with a rather high sensitivity. Meanwhile, a low temperature metal droplet assisted self-assembly fabrication of the NWs exempts the use of elaborated and inefficient EBL technology to pattern nanoscale channels, and the as-grown NWs have a potential to be transferred and integrated directly upon soft substrates for flexible sensors and other electronic applications.^[5d-f,77] Actually, there are already several excellent reviews on the bio- and gas sensing applications based on the self-assembled NWs.^[5b,8c,78] So, this Review will focus solely on the sensors, detectors, and logics built upon NWs grown laterally on planar substrates.

The advantage of a self-oriented horizontal growth of NWs, as described in previous section, is that their starting places and the orientations can be known beforehand, which allows a precise electrode connection to the NW channels for photodetector device fabrication, as shown in Figure 14a. For example, this capability has been extended to grow parallel horizontal zinc selenide (ZnSe) NWs upon flat or faceted sapphire substrates for blue-UV light detection, exploring the relatively wider bandgap of ZnSe of 2.7 eV.^[27] It was shown that the high crystallinity of the ZnSe NWs can help to achieve a rather low dark current and rise and fall response time scales of 74 ms and 0.2 s, respectively, which are the fastest among the ZnSe-NW-based photodetectors. Then, horizontal NWs of direct-bandgap semiconductor were also fabricated, which enables the demonstration of visible-range photodetectors with rather fast photoresponses.^[5g,h,15d,24b,25,27,28b,36a,79] The rise/fall response time scales are both around 2 μ s, with responsivity up to 347 A W⁻¹ and photoconductive gain of 911, both of them are essential capabilities for optoelectronic applications. Then, trigate transistors and photodetectors were fabricated upon horizontally grown CdS NWs at wafer scale, where a rather high on/off current ratio > 10⁸ has been obtained, with an even shorter response time in the order of 10² ns (Figure 14b).^[5g] opening exciting opportunities for high performance NW-based




Figure 14. Photodetectors built upon self-aligned horizontal ZnSe and CdS NWs. a) A schematic illustration of the epitaxial in-plane growth of ZnSe NWs on sapphire substrate, as well as the configuration of the photodetector device. The *IV* characteristics measured under different 405 nm illumination intensities and dark conditions are shown below, together with the dynamic response behavior under modulated illumination. Reproduced with permission.^[27] Copyright 2015, Wiley-VCH. b) SEM of the trigate FET device fabricated upon CdS nanowalls or NWs, as well as the transfer property and the photocurrent response under a modulated 405 nm laser illumination. a, b) Reproduced with permission.^[58] Copyright 2017, American Chemical Society.

electronics and photodetectors. In **Table 1**, the photodetectors fabricated upon planar NW structures in the literature are summarized and compared in terms of their key device performance.

On the other hand, the planar NWs can also be exploited to construct nanoscale solar cells to drive nearby nanoelectronics. This concept was first proposed and demonstrated by Tian et al. in 2007, where p-type SiNWs grown via VLS process were coated with polycrystalline (poly)-Si intrinsic absorber and n-type doped layers to form coaxial core-shell p-i-n junctions, and then transferred to planar substrate surface for electric connection and device characterization. Though these coaxial solar cells demonstrate only a moderate power conversion efficiency (up to 3.4%), they are sufficient to drive ultralow power nanoelectronic sensors and logic gates.^[15b] The photovoltaic cells can also be fabricated directly upon crystalline SiNWs, by forming rectifying metal-semiconductor Schottky contact,^[11b,87] providing a convenient test bed to measure the photocarrier lifetime and recombination velocity of the NW absorber. In view of scalable device application or precise alignment to the nearby nanoelectronics, it is also important to guide and control the alignment of the bottom-up NW photovoltaic units, as accomplished by Oksenberg et al. in 2017.^[5b] The core-shell ZnSe@ZnTe NW solar cells were grown heteroepitaxially upon C(0001) sapphire substrate, with controlled crystal phase and crystallographic orientations, which demonstrated rectifying behavior and photovoltaic response under 405 nm illumination.

5.2. Logic Gates and Thin Film Transistors

The first high level NW-based nanoprocessor was constructed by transferring and positioning 496 Ge/Si core-shell NWs^[9a] upon planar substrate surface, which were patterned and connected by using standard EBL, evaporation, and etching procedures.^[5f] The Ge/Si NW channels were coated with a composite $\text{Al}_2\text{O}_3/\text{ZrO}_2/\text{Al}_2\text{O}_3$ layer to achieve programmable and nonvolatile memory effect (see **Figure 15a-c**). In a two-layered logic tile configuration, the nanoprocessor can operate as a full adder, full subtractor, multiplexer, demultiplexer, and even clocked D-latch functions (Figure 15d-i), representing a significant advance in the complexity and functionality of nanoelectronics for computing, memory, and addressing functionalities.

Then, the ability to grow self-aligned ZnO NWs has been implemented to produce horizontal NW channels upon R-plane sapphire substrates by Schwartzman et al.^[37] In order to define the starting places of the NWs grown via VLS mode, the Au catalyst pads were first prepatterned by using EBL technology on the substrate. The subsequent oriented growth of ZnO NWs is directed by the underlying crystalline sapphire lattice to develop into two opposite directions, making them easy to be located and electrically connected for device fabrication. The as-produced NWs were typically 6 μm long with a standard deviation of 12%, and more than 99% of the NWs were found to align within 0.1° angle deviation, see **Figure 16**. An overall yield of 85% for the final FET devices is also impressive for the bottom-up self-assembly growth fabrication. In addition to

Table 1. Comparison of the photodetectors built upon planar NW structure in the literature.

Type of NWs	Fabrication method	Responsivity [$A W^{-1}$]	I_{on}/I_{off} ratio	Response time (t_r/t_d)	Ref.
CdS nanowalls	CVD	84@405 nm	180	260/310 ns	[5g]
p-Type ZnTe NWs	CVD	NA@532 nm	120	<5/5 ms	[24b]
CdSe NWs	CVD	14–347@473 nm	1.6×10^3 – 5.6×10^5	2.3/2.5 μ s	[25]
CdS–CdSe core–shell NWs	PVD	1.2×10^3 @405 nm	≈ 2 orders	<250/<330 ns	[80]
GaN MW arrays	Catalyst-free MOCVD	1.17×10^5 @325 nm	≈ 1 order	36.3/75.2 ms	[36a]
a-IGZO/(SnO ₂ NWs)	CVD	329@350 nm	≈ 4 orders	NA	[79f]
ZnO–CdO nanofiber	Electrospun	1@325 nm	≈ 4 to 5 orders	3 s	[79d]
ZnO NWs	Electrospun	7.5×10^6 @365 nm	≈ 5 orders	0.56/0.32 s	[81]
Si NW network	EBL	25@532.5 nm	≈ 1 order	0.58 ms	[82]
CsPbBr ₃ perovskite NWs	CVD	3.8@438 nm	1.2×10^4	2 ms	[83]
CsPbBr ₃ nanowire network	CVD	NA@421 nm	10^3	100 ms	[31a]
MAPbI ₃ network	Solution synthesis	0.1@650 nm	340	0.3 ms	[84]
CsPbI ₃ single NW	CVD	4489@532 nm	$>10^4$	<50/<50 ms	[85]
MAPbI ₃ -DMF NW array	Solution synthesis	410@532 nm	≈ 1 order	0.22/0.79 ms	[86]

demonstrating working ZnO NW FETs with mobility of around $60 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, the authors managed to fabricate a complex multidevice circuit based on the guided growth, a tree address decoder made of 14 interconnected NW FETs. This is indeed the first example of massively parallel self-integration of discrete NWs into complex electronic circuitry.

Though self-assembly growth of planar NWs, via metal-droplet-catalyzed VLS or IPSLS mechanism, have accomplished a series of remarkable technical breakthroughs in reliable batch-manufacturing, transferring, precise location, and orientation controls, as summarized above, they are still not supposed to replace or even challenge, in near future, the standard top-down processing technology, which includes high resolution lithography, etching, and so on, for ultralarge scale integration of microelectronic devices. Nevertheless, there are still plenty of emerging application and market places to conquer for the planar NW technology. A good example is the so-called macro or large area electronics, which refer to the electronic logics that need to be fabricated over very large glass or particular substrates, of several meters instead of typical wafer-sized, which is usually the case for the flat-panel display industry. In order to fabricate high performance control logics over these large area substrates, semiconducting thin film materials have to be deposited uniformly over large surface and typically only a low temperature $<600 \text{ }^\circ\text{C}$ process is allowed, constraint by the highest temperature endurable for the glass pieces as substrates. Because of this, the field effect transistors in large area electronics are called thin film transistors (TFTs), which are also in pursuit of high carrier mobility, high on/off current ratio, low power consumption, and steep subthreshold swing, as sought for by the FETs in microelectronics. However, the electronic performance of the TFTs is seriously limited by the poor lattice quality in the disorder, amorphous or polycrystalline thin film materials, which are now dominated by amorphous Si (a-Si), low-temperature poly-Si (LTPS) and indium–gallium–zinc oxide (IGZO) TFT technologies^[91] in the display industry.

A-Si TFTs are the only technology that can be scaled up to the Gen. 11th production lines with substrates measured around $3.2 \text{ m} \times 3 \text{ m}$. However, its application to high resolution display is limited by a low carrier mobility of only $\approx 1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$.^[89] LTPS TFTs are fabricated upon poly-Si thin film, with higher carrier mobility $\approx 100 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$,^[46b,90] by using excimer laser scanning crystallization of a-Si thin film, which are now used for high resolution displays dominantly in mobiles or laptops.^[94] However, the size of the LTPS technology is limited by much smaller Gen. 6.5th production, mostly because of the complexity and scalability of laser scanning crystallization equipment. Actually, to these large area TFT applications, a high yield and high throughput production of semiconducting Si NWs, with high crystallinity, nanometer-sized diameters and proven high mobility, could be an ideal choice. However, the challenge is to place the NW building blocks into precise locations upon large area substrates, where one-by-one manipulation of NWs or the use of high precision lithography technologies such as EBL is unacceptable.

Built-on the unique capability of IPSLS growth mechanism in achieving precise growth orientation and position control, Xu et al. recently proposed an in-plane droplet-scanning crystallization technology to batch-manufacture in-plane SiNW arrays as high mobility channels for construction advanced fin-TFTs.^[67] The SiNW fin-TFTs were fabricated upon glass and wafer substrates, via a procedure sketched schematically in **Figure 17**. As described previously in the in-plane growth of SiNWs, the SiNWs were catalyzed by using In nanodroplets with a-Si thin film as precursor layer. The growth of in-plane SiNWs is guided by predefined simple edge lines, formed by etching into the glass or oxide-coated wafer substrates. SiNWs growth started from the crossings of the In stripes and the guiding edges, where the In droplets were formed by H₂ plasma treatment and trapped by the nearby step edges to produce horizontal SiNWs along at the root of and along the step edges. It is important to note that, for TFT device applications, the remnant a-Si




Figure 15. Nanoprocessors constructed upon the in-plane Si/Ge core-shell NWs. a) Schematically the configuration of the NW FET device, b) with a cross-section TEM image. c) Transfer and memory properties of the FET device under different programming conditions. d) The two-block tile arrangement of the NW arrays, where the cyan lines stand for the Ge/Si NWs with blue electrodes, purple for dielectric layers, and gray for metal gates. e) The distribution of the V_{th} of 70 NW FET nodes in block 1 in the first tile. f) Output voltage levels for six typical input states. g) Circuit design for implementing one-bit full adder. h) Voltage transfer function for S (red) and C out (blue) for input states of (0, 0, 0) to (1, 1, 1). i) Truth table of full-adder logic for the six input states. a–i) Reproduced with permission.^[5f] Copyright 2011, Springer Nature.

layer can be selectively removed by a low temperature (100 to 150 °C) H_2 plasma etching, which preserved only the SiNWs on the surface. A rather high SiNW activation and growth rate >98% has been demonstrated, via a low temperature procedure (350 °C for the annealing growth step), indicating a promising potential to be scale up upon large area substrates within the framework of basically an a-Si TFT technology. Furthermore, when the SiNW array was grown upon glass substrates, guided by step edge lines separated 3 μm apart, which is the typical lithography resolution for large area electronics, the overall SiNW/glass sample is 80% transparent. This is because the tiny SiNW channels have an average diameter of only 60 nm, which is much smaller than the visible wavelengths (400 to 700 nm). Therefore, the incident lights are only slightly scattered by the sparse but orderly SiNW arrays. This feature is beneficial for developing high aperture or even transparent displays in the future. Importantly, the Fin-TFTs fabricated upon the SiNW arrays demonstrate a high mobility of $100 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, a high on/off ratio $\approx 10^6$ and a subthreshold swing of 163 mV dec^{-1} , as well as a threshold voltage lying very close to 0 V.^[67] There performances are comparable and even superior to the best LTPS TFTs in the market, but accomplished via a scalable low

temperature Si thin film technology, having the potential to establish a new TFT technology routine for large is high-resolution display applications. A comparison of the key performance of the FET or TFT devices, based on 1D NW or CNT channels, in the literature is presented in Table 2. Despite of these encouraging progresses, the potential of planar NWs for industrial TFT application has yet to be examined and verified in many critical aspects, such as large area scaling, cost control, process compatibility, and device reliability.

5.3. Stretchable Electronics

The ability of in-plane growth of SiNWs, of several hundred micrometers to millimeters long, into precise locations allows for a programmable line-shape engineering of the c-Si nanochannels. It has been well known that the crystalline bulk Si, the dominant semiconductor material that underpins large scale integration of microelectronics and the development of modern information society, is intrinsically rigid and brittle, which is unable to sustain large bending and stretching strains. However, the development of biocomfortable sensors




Figure 16. Epitaxial growth of orderly arrays of horizontal ZnO NWs on R-plane sapphire and FET devices. a) SEM images of the NW arrays with intervals of 2 and 6 μm , and their corresponding length distributions. b) Device fabrication and electric connections on the NW array. c) Output curves of a top-gated ZnO NW transistor (inset: the transfer curve). d) Schematic diagram of a three-level tree address decoder and the device characterization. The left-bottom inset is the SEM picture of the NW decoder, composed of 14 interconnected ZnO NW FETs. The scale bars in (b) and (c) are 8 μm and 6 μm , 50 nm, 200 nm, 1 nm, 10 nm, and 10 nm, respectively. a–d) Reproduced with permission.^[37] Copyright 2013, National Academy of Sciences.

and electronics upon soft, curvilinear, and deformable skins or tissue surfaces^[104] or stretchable displays^[105] require an elastic mechanical property of the electronic circuitry that bulk Si wafer is hard to offer, as it can sustain only a very limited tensile strain up to 0.1%.^[106] That is why, so far, most of the stretchable electronics have been prototyped by using polymer and organic semiconductors,^[107] where the electronic characteristics, in terms of carrier mobility, doping control, passivation technology, and mostly importantly the stability are evidently inferior compared to that can offer by c-Si based electronics.^[107] Therefore, many recent research efforts have been devoted to fabricate stretchable Si nanospring channels, by using EBL,

etching and patterning, out of monocrystalline Si box layers in SOI structure.^[108] For example, elastic 2D ribbons, serpentine, and fractal layouts,^[109] buckled 3D out-of-plane wrinkles enforced by contractive elastomer,^[110] sinusoidal SiNW springs grown via VLS mode^[111] have been prepared to achieve largely stretchable c-Si channels. Particularly, the VLS growth of NWs within predefined 1D nanochannels patterned by using EBL,^[19b] demonstrates a unique capability for programmable line-shape or geometry engineering of the 1D NWs, with diameters of 80 to 120 nm.^[19b] Despite of these successful demonstration of stretchable NW springs, the use of EBL is still too expensive to scale up for large area electronics. Actually, in view of a planar




Figure 17. In-plane growth of SiNW array on glass or wafer substrates for thin film transistors (TFTs) in flat-panel display. a–d) The fabrication procedure of guided growth of parallel SiNWs, led by In droplets. e) SEM image of the SiNW grown from the crossing of guiding edge with In stripes. f) SiNWs grown upon glass substrate, compared to the samples of glass with or without a-Si coating. g) The cross-section configuration of the fin-gate SiNW TFT device. h) The output curves of a top-gated TFT device with 30 parallel SiNW as channel. i) Transfer curves of five different devices marked by yellow circles in the inset. j) Transmission properties of glass, SiNW on glass, a-Si on glass, and SiNW without etch on glass. a–j) Reproduced with permission.^[67] Copyright 2017, Royal Society of Chemistry.

Table 2. Comparison of the key performances of FETs based on 1D NW or CNT channels.

Channel	Method	Structure	$T_{\text{growth}} [^{\circ}\text{C}]$	$I_{\text{on}}/I_{\text{off}}$	$\mu_{\text{FE}} [\text{cm}^2 \text{V}^{-1} \text{s}^{-1}]$	SS [mV dec^{-1}]	Ref.
CNT	CVD	Orderly	900	$\approx 10^4$	1600	125	[92]
Single wall CNT	Dip-coating	Random	<150	10^5	46	109	[93]
Single wall CNT	CVD	Single	900	$\approx 10^7$	3300	100	[94]
ZnO NW	MBE	Single	945	10^7	61.7	115	[95]
ZnO NW	Hydrothermal	Single	600	10^7	>50	≈ 100	[96]
SnO ₂ NWs	CVD	Orderly	1400	$\approx 10^6$	71.68	≈ 200	[28b]
Ta-doped SnO ₂ NW	PECVD	Single	900	$\approx 10^4$	179	312	[97]
In ₂ O ₃ NW	CVD	Single	Laser-ablation	10^5	243	≈ 200	[98]
In ₂ O ₃ NWs	Electros-pinning	Random	400	8.7×10^7	9.4	580	[99]
InGdO nanofiber	Electros-pinning	Random	150	4×10^8	17.4	160	[100]
SiNWs	Printing	Random	270	$\approx 10^7$	15	250	[101]
SiNWs	Supercritical-fluid-liquid-solid	Random	<300	4×10^6	2	600	[102]
SiNWs	PECVD	Orderly	350	6.4×10^5	100	163	[67]
SiNWs	PECVD	Orderly	350	$>10^7$	60	330	[103]

assembly and applications of stretchable NWs, planar growth of NWs represents arguably a more straightforward and convenient approach.

As proposed and demonstrated by Xue et al. 2017,^[112] the self-assembly growth of SiNWs out of molten catalyst liquid droplets resemble, to some extent, the crystal pulling of c-Si ingot from molten Si (see Figure 18a). So, in order to program the geometry of the SiNWs, one should manage to control the moving course of the leading droplets, which has become possible with the guiding growth technology for the IPSLS growth. The SiNW springs, grown along predefined horseshoe

or more complex 2D Peano patterns, defined by conventional lithography (Figure 18b). It is found that the in-plane growth of SiNWs with a diameter of around 80 to 100 nm can be quite stable, given proper controlled growth parameters, over a long travel distance of more than several hundreds of micrometers, which is a key basis for the geometry engineering to form more complex and potentially more functional NW patterns. Meanwhile, the authors also investigated and discussed the stability of guided growth over convex and concave turning places, and it is found that deviations from the growth balance conditions can indeed cause nonuniform diameter (island-chain




Figure 18. a) The fabrication procedure of elastic SiNW springs via step edge engineering, b) with corresponding SEM images of the SiNWs grown into Peano and horseshoe patterns. Scale bars are 5 and 10 μm , respectively. c) The in situ stretching and IV measurement testing of a SiNW spring segment. Scale bars are 25 and 50 μm , respectively. d) The strategy to form continuous SiNW spring network, toward establishing a stretchable and transparent c-Si wafer technology. e) Microscopy image of a SiNW network transferred to PDMS elastomer, with insets showing the photos of stretched SiNW-network@PDMS thin film by hands and the SEM image of the network joint by Pt/Au electrode pads. Scale bars in (e) and its bottom-right inset are 50 and 30 μm , respectively. f) Top panel: the variation of the transport current measured under a constant bias of $V_{ds} = 10 \text{ V}$ when subject to different stretching strains. Bottom panel: the transfer property of the SiNW network FET fabricated upon 450 nm SiO_2 -coated wafer with a bottom-gate configuration. g) Attaching the soft SiNW-network@PDMS layer conformally to the tip of a pointed tube and its close-up photo image (scale bar for 50 μm). h) Self-sustained suspended SiNW network membrane over a hexagonal void formed in SU8 thin film, and the illustration and photos of their elastic deformation and recovering under the pressing of probe. Scale bars are for 50 μm . a–c) Reproduced with permissions.^[112] Copyright 2017, American Chemical Society. d–h) Reproduced with permission.^[113] Copyright 2017, American Chemical Society.

structure) modulation and even breakage the convex turning, or derailing of SiNWs from the guiding tracks at the concave bending. Remarkably, HR-TEM analysis of a half-cycle segment of the SiNW spring reveals that, despite of the largely engineered line-shape, the lattice images taken at different places along the bend are almost coherent, indicating a high crystalline quality in the NW springs.

Mechanical testing of the geometry engineered SiNW springs were carried out in SEM chamber by using nanomanipulator. A SiNW spring of four periods long was chosen and connected at the one end to an AFM tip and the other end to a probe, spanning an initial distance of 100 μm (Figure 18c). The bonding of SiNW to the tip or probe was realized by amorphous carbon deposition in the SEM chamber. Then, the spring was pulled or stretched to different extents up to 204%, that is double the initial span of the NW spring, and current–voltage curves were recorded at different stretching status. Impressively, a rather stable electric transport can be sustained under large stretching. The resilient force of the NW spring was calculated by using finite element simulation, which predicted a stiffness according to Hooke's law, of only $k = 4.3 \times 10^{-5} \text{ N m}^{-1}$. The simulation also revealed that the maximum tensile (compressive) stress accumulated at the inner (outer) edge over a bending with local radius of 3.5 μm , is still <140 MPa, which is well below the fracture limit of c-Si, ranging 2 to 10 GPa.^[106] This programmable and deterministic line-shape engineering of ultralong SiNWs has a potential to batch-manufacturing high quality NW channels for stretchable sensing and logics. More recently, a so-called “soft wafer” technology has been successfully demonstrated by assembling the SiNW springs into a quasi-continuous and highly stretchable network (Figure 18d), which can be batch-manufactured and reliably transferred to soft PDMS elastomer, providing an ideal basis to construct a new generation of stretchable FETs (Figure 18e,f).^[113]

Interestingly, the line-shape engineered SiNWs provide also ideal scalable nanomasks to pattern 2D materials into nanoribbons, as recently demonstrated by Liu et al.^[115] Graphene nanoribbons (GNRs) are widely considered as promising candidates to serve as flexible and transparent interconnections or semiconducting channels for nanoelectronics.^[116] However, to be integrated into microelectronics, GNRs have to be patterned to narrow width <100 nm, usually formed by etching out of graphene monolayer with the aid of expensive and inefficient EBL technology. Meanwhile, it is also important to engineer the geometry of the GNTs into elastic spring shapes, so as to achieve large stretchability catering to the needs of flexible and stretchable electronic and sensor applications. The maximum strains tolerable to graphene sheets or GNRs are in the ranges of 1% to 3%,^[117] while GNRs patterned into 2D zigzag, serpentine spring shapes^[118] or 3D wrinkles^[119] to achieve a stretchability up to 30%.^[119] In addition, the 2D zigzag or serpentine spring channel design is also subject to a geometric constraint, that is the ratio of the bending radius over the GNR width, $g \equiv R_{\text{bend}}/D_{\text{GNR}}$, has to be large enough, typically >20, to avoid local strain concentration effect (otherwise cracking will emerge).^[120] Therefore, a narrow GNR channel width is also critical to reduce the overall spring channel dimensions for designing stretchable GNRs or NWs nanochannels (Figure 19a), a scalable and precise nanowire lithography (NWL) technology was

demonstrated by taking the ultralong and orderly IPSLS SiNWs as masks. The geometry-designed SiNW array was transferred onto monolayer or few layer graphene sheet, serving as shadow masks to pattern the underlying graphene sheets and produce very thin GNRs of only 50 nm wide over large area wafer or flexible polymer substrates. Importantly, the programmable line-shape engineering was inherited from the NW array to fabricate basically any one-touch-draw 2D patterns of GNRs, including even a nanoscale “NJU” logo for Nanjing University, written by in-plane NWs and GNRs (Figure 19b). Compared to the NWL technology demonstrated before by using relatively simple, straight, and random VLS grown SiNWs,^[4c] or by printing organic nanowires via sequential electrohydrodynamic approach,^[121] this approach boasts a higher level of manipulability and a high efficiency in batch-manufacturing orderly GNR array with elastic line-shapes to achieve a large stretchability >30%, as indeed witnessed in the stretching and IV characteristic measurements. This NWL technology could also find applications in batch-patterning or integrating other 2D materials as active channels and interconnections for the advanced flexible electronics.

5.4. Extensions to 3D Growth and Integration

Though the planar growth of NWs, via IPSLS or VLS modes, has been developed on flat substrate surface, where the NWs are either constrained by the amorphous feeding precursor,^[42,60,61,112,122] surface channel templates^[19] or epitaxial interfaces,^[22,36d] their potentials are not just limited to simple flat surface. Particularly, taking the IPSLS growth of SiNWs as example, the catalyst droplets are attracted by the feeding a-Si layer that can be coated basically on whatever surface, being it flat, vertical or curved, and this offers a unique capability to deploy them over the extra surfaces that are difficult to address by conventional lithography technology. This capability is crucial for building 3D electronics, where an important promise is to integrate more functionalities into a given footprint area. The extra space in the z-axis dimension, on the out-of-plane oblique or vertical sidewalls, can also be in principle used to accommodate more electronic units for achieving even higher density integration. Indeed, more and more recent efforts have been devoted to the fabrication of 3D multichannel structures, comprising of stacked lateral SiNW channels.^[5i] Note that, this stacked channel configuration is considered more convenient and practical for reliable electric connection and addressing via standard mature planar processing, compared to the vertical channel device configurations, which require usually much more complicated processing to achieve electric connection. Stacked SiNWs have been manufactured by using a carefully controlled Bosch etching^[123] or a selective etching and oxidation of epitaxially grown Si/GeSi multilayers,^[124] and their superior electronic properties have been indeed verified in stacked channel FETs.^[5i] Most of them require high precision EBL lithography on SOI substrates,^[123b,c,124b,125] as well as unfavorable high temperature >1000 °C processing.^[123c] In comparison, for the self-assembly growth of SiNWs, the leading catalyst droplets really tiny and thus basically insensitive to the influence of gravity, which is negligible in comparison to




Figure 19. Graphene nanoribbons (GNRs) patterned by a programmable SiNW lithography. a) Schematically the graphene nanoribbons etched with transferred SiNWs as mask. b) Writing of GNR “NJU” logo by using engineered SiNWs as masks, characterized by using SEM, optical microscopy, and AFM, as well as the Raman spectra of the graphene samples before or after the SiNW lithography etching (in the left panels). The scale bars in the middle and the right pictures of (b) are 2 μ m and 200 nm, respectively. a,b) Reproduced under the terms of the CC-BY Creative Commons Attribution 4.0 International License (<http://creativecommons.org/licenses/by/4.0/>).^[115] Copyright 2019, The Authors, published by Springer Nature.

strength of surface or interfacial tensions in nanoscale. This makes it possible for the metal droplets to take on the roles to work on the out-of-plane surfaces, and to deploy the critical discrete and well-defined semiconducting NW channels, directly on the extra vertical/oblique sidewalls for incorporating more nanochannels for devising. For the famous VLS growth of

SiNWs, SiNW bridges can be grown directly on the facing side-walls and electrodes over a gap,^[126] but unfortunately, a precise location and level height control is still rather difficult.

Very recently, 3D vectorial sidewall growth of SiNWs on vertical or oblique sidewall surfaces has been demonstrated by Wu et al.,^[103] where they explore metal catalyst droplets to absorb

sidewall-coated a-Si thin film to produce orderly 3D multilevel lateral SiNW stacks, via an IPSLS growth mechanism, following the guidance of sidewall terraces (Figure 20a), the oblique sidewall terraces can be formed by adopting a simple alternating etching technique, where a photoresistor resin of is first patterned upon a thick SiO₂ layer, which serves as the mask for subsequent C₄F₈ etching by using ICP plasma to form the first ministe; then, O₂ plasma is applied to erode the edges of photoresistor strips, forcing the edge to retreat and expose a new plateau for the next ministe. Repeating these two steps for N times yield eventually an oblique sidewall terrace comprising of N ministe with tunable ministe profiles. For example, the SEM images show that oblique ministe terraces (tilted at ≈53°) with four ministe of 160 nm height and 120 nm

wide. Note that the formation of such high density ministe has been accomplished via an alternating ICP etching with the use of only conventional and scalable (to large area substrate) lithography technology. Another approach to fabricate vertical sidewall grooves was accomplished by a selective etching of the exposed sidewalls of stacking SiO₂/SiN_x multilayer (Figure 20b), where a uniform multilayer is first deposited with designed sublayer thicknesses, followed by a treatment of 5% HF solution to selectively attack the SiO₂ sublayers, as the etching rate of SiO₂ is at least ten times faster than that of SiN_x. This produced periodic concave grooves on vertical sidewalls, as witnessed in the SEM image (Figure 20b). Note that, while the edge-to-edge spacing among oblique sidewall ministe is still limited by the finite plateau width, as well as the catalyst




Figure 20. 3D guided growth of SiNWs upon the oblique terraces or vertical sidewall grooves. a) (i) Fabrication procedure of the oblique sidewall terraces by alternating C₄F₈ plasma (for etching SiO₂) and O₂ plasma (for etching photoresist) processes in ICP system. (ii) Deposition of indium catalyst stripes by thermal evaporation. (iii,iv) The SEM picture of the oblique terraces and the as-grown SiNWs. b) Vertical sidewall grooves formed by etching SiO₂/SiN_x multilayers. (i) Multilayer etching by using C₄F₈ plasma in ICP, followed by lift-off and selective HF etching of the SiO₂ sublayers to form concave grooves. (ii) H₂ plasma treatment to transform In stripe to droplet. (iii–v) The SEM images of the vertical sidewall grooves, with and without SiNWs growth, respectively. The scale bars in (a) and (b) are 200 nm, 1 μm, 300 nm, 600 nm, and 400 nm, respectively. a,b) Reproduced with permission.^[103] Copyright 2019, Wiley-VCH.

diameter, a vertical sidewall guiding terrace can help to break this geometric limit, as the SiNWs grown on the vertical sidewall have always a constant footprint of a single SiNW channel width. For instance, by controlling the SiO₂ and SiN_x sublayer thicknesses to be ≈160 and ≈45 nm, respectively, after a selective HF etching, clear sidewall grooves were developed with a separation of ≈205 nm and a smooth caving depth of ≈50 nm.

With these 3D sidewall ministepped or grooves, a reliable deployment of sidewall-positioned or just suspended long SiNW array, with diameter of 50 nm and inter-NW spacing ≈100 nm, has been accomplished, without the use of high resolution lithography. Prototype FET devices built upon the stacked multi-level channels demonstrated a rather high on/off current ratio >10⁷, a hole mobility ≈60 mV cm⁻² and a low leakage current down to 0.1 pA for a channel consisting of 6–7 SiNWs. These results open a new way toward the integrating more stacked channel for FET devices, which is beneficial for boosting the drive current (when serving as TFTs in flat panel displays) for AMOLED applications, or developing other novel 3D electronic and NEMS applications.

6. Conclusion and Perspectives

A precise and reliable planar growth/arrangement of semiconducting NWs represents a key milestone toward scalable integration into planar electronic architecture, which is now and will continue to be the most convenient platform to prototype and deploy various NW-based functionalities. Three major strategies have been reviewed to accomplish this goal, via: (1) vertical VLS growth of NWs and precise transferring and rearrangement, (2) lateral VLS growth of NWs confined and directed by homo- or heteroepitaxial interface, nanochannels, and templates on surface, and (3) IPSLS growth of in-plane NWs with surface-coated thin film as precursor. In addition, it is shown that a surface-confined planar growth brings in a set of new growth control strategies to engineer the geometry, doping, and composition of NWs. A faithful planar guided growth enables potentially a large scale integration of orderly bottom-up NW array for batch-manufacturing high performance photodetectors and FETs. Furthermore, designable growth pathways and programmable line-shapes of in-plane NW can help to endow extra flexibility and even stretchability to the intrinsically rigid NW channels. It is also observed that the in-plane growth technology is also applicable to out-of-plane and curved surfaces that are inaccessible by conventional lithography technology. Most of these new capabilities and strategies are derived from the fundamental aspects of self-assembly growth control, highlighting the potential of new bottom-up approaches to grow, integrate, and deploy high quality NW building blocks in planar architecture for advanced functionalities.

In the future, the potentials of self-assembled NWs for building a wide variety of electronic logics, sensors, or photodetector applications have yet to be testified in practical and specific implementation backgrounds, especially in planar circuitry architectures for scalable device fabrication. For the synthesis-then-arrangement approach, based on VLS-grown NWs, the assembling technology has to be low-cost, precise, and importantly compatible with the standard electronic procedure. The

rich compositional choices for VLS-grown NWs and the possibility to assembly them layer-by-layer into complex 3D network provide a unique basis to explore new functionalities and architectures for more advanced, powerful or power-efficient logics, memories, and sensors. In parallel, the epitaxial growth of NWs, obtained via VLS or IPSLS mechanisms, is promising for constructing a wide range of homo-^[127] or heterojunction applications,^[28c,79f,83,128] where the lattice mismatch can be well dissipated at the nanoscale epitaxy interfaces and the different band alignment can be exploited to explore high performance transistors,^[79f,127] versatile photodetection,^[79f,83] and flexible imaging.^[128b] In view of large area electronics and optoelectronics, a reliable and cost-efficient growth and transfer technology of the epitaxial NWs is desirable, particularly for those of high quality III–V or II–VI material systems. For the IPSLS mechanism with amorphous thin film as precursors, extending this in-plane growth approach, now limited to Si or Ge NWs with corresponding a-Si or a-Ge precursors, to other semiconducting materials (elementary, compound or hybrid organic and inorganic) is particularly interesting, urgent and rewarding, if succeed. In short, the research on planar growth and integration of semiconducting NWs will continue to forge new understanding, new principles, and new approaches to explore the self-assembly NWs for building advanced nanoelectronics and optoelectronics, with a particular focus on developing reliable strategies to narrow or bridge the gap between fundamental research and practical applications.

Acknowledgements

Y.S. and T.D. contributed equally to this work. The authors acknowledge the financial support from the National Science Foundation of China (NSFC) under Nos. 11874198, 61674075, 61735008, and 61921005, National Key R&D Program of China (2018YFB2200101), Jiangsu Excellent Young Scholar Program under No. BK20160020, and Fundamental Research Funds for the Central Universities.

Conflict of Interest

The authors declare no conflict of interest.

Keywords

arrangement and integration, inorganic semiconducting nanowires, nanowire electronics, planar self-assembly growth

Received: June 21, 2019
Revised: October 5, 2019
Published online: November 20, 2019

- [1] a) Q. Xie, X. Lin, Y. Wang, S. Chen, M. J. Dousti, M. Pedram, *IEEE Trans. Circuits Syst. II* **2015**, *62*, 761; b) A. K. Bansal, I. Jain, T. B. Hook, A. Dixit, *IEEE J. Electron Devices Soc.* **2016**, *4*, 266; c) J. Yoon, K. Kim, T. Rim, C. Baek, *IEEE Trans. Electron Devices* **2017**, *64*, 339; d) D. Jang, D. Yakimets, G. Eneman, P. Schuddinck, M. G. Bardon, P. Raghavan, A. Spessot, D. Verkest, A. Mocuta, *IEEE Trans. Electron Devices* **2017**, *64*, 2707.

- [2] a) K. Shen, S. F. S. Farooq, Y. Fan, K. M. Nguyen, Q. Wang, M. L. Neidengard, N. Kurd, A. Elshazly, *IEEE Trans. Circuits Syst. I* **2018**, *65*, 2109; b) J. Singh, J. Ciavatti, K. Sundaram, J. S. Wong, A. Bandyopadhyay, X. Zhang, S. Li, A. Bellaouar, J. Watts, J. G. Lee, S. B. Samavedam, *IEEE Trans. Electron Devices* **2018**, *65*, 31; c) A. N. Bhoj, R. V. Joshi, N. K. Jha, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **2013**, *21*, 2094; d) C. Pan, P. Raghavan, D. Yakimets, P. Debacker, F. Catthoor, N. Collaert, Z. Tokei, D. Verkest, A. V. Thean, A. Naeemi, *IEEE Trans. Electron Devices* **2015**, *62*, 3125; e) Y. Wang, P. Huang, K. Wei, L. Zeng, X. Liu, G. Du, X. Zhang, J. Kang, *IEEE Trans. Nanotechnol.* **2014**, *13*, 584.
- [3] Z. Zhang, L. M. Wong, H. X. Wang, Z. P. Wei, W. Zhou, S. J. Wang, T. Wu, *Adv. Funct. Mater.* **2010**, *20*, 2511.
- [4] a) Z. Zhang, H. Yuan, D. Liu, L. Liu, J. Shen, Y. Xiang, W. Ma, W. Zhou, S. Xie, *Nanotechnology* **2007**, *18*, 145607; b) B. J. Kim, J. Tersoff, C. Y. Wen, M. C. Reuter, E. A. Stach, F. M. Ross, *Phys. Rev. Lett.* **2009**, *103*, 155701; c) Y. Wu, Y. Cui, L. Huynh, C. J. Barrelet, D. C. Bell, C. M. Lieber, *Nano Lett.* **2004**, *4*, 433.
- [5] a) B. Tian, T. Cohen-Karni, Q. Qing, X. Duan, P. Xie, C. M. Lieber, *Science* **2010**, *329*, 830; b) A. Zhang, C. M. Lieber, *Chem. Rev.* **2016**, *116*, 215; c) J. Yao, H. Yan, S. Das, J. F. Klemic, J. C. Ellenbogen, C. M. Lieber, *Proc. Natl. Acad. Sci. USA* **2014**, *111*, 2431; d) C. Busche, L. Vila-Nadal, J. Yan, H. N. Miras, D. L. Long, V. P. Georgiev, A. Asenov, R. H. Pedersen, N. Gadegaard, M. M. Mirza, D. J. Paul, J. M. Poblet, L. Cronin, *Nature* **2014**, *515*, 545; e) E. Stern, J. F. Klemic, D. A. Routenberg, P. N. Wyrembak, D. B. Turner-Evans, A. D. Hamilton, D. A. LaVan, T. M. Fahmy, M. A. Reed, *Nature* **2007**, *445*, 519; f) H. Yan, H. S. Choe, S. Nam, Y. Hu, S. Das, J. F. Klemic, J. C. Ellenbogen, C. M. Lieber, *Nature* **2011**, *470*, 240; g) J. Xu, E. Oksenberg, R. Popovitz-Biro, K. Rechav, E. Joselevich, *J. Am. Chem. Soc.* **2017**, *139*, 15958; h) E. Oksenberg, S. Marti-Sanchez, R. Popovitz-Biro, J. Arbiol, E. Joselevich, *ACS Nano* **2017**, *11*, 6155; i) J. Park, B. Lee, K. S. Chang, D. U. Kim, C. Jeong, C. Kim, H. Bae, Y. Choi, *IEEE Trans. Electron Devices* **2017**, *64*, 4393.
- [6] a) C. H. Lee, D. R. Kim, X. Zheng, *Proc. Natl. Acad. Sci. USA* **2010**, *107*, 9950; b) G. Zhu, R. Yang, S. Wang, Z. L. Wang, *Nano Lett.* **2010**, *10*, 3151; c) S. Y. Ryu, J. Xiao, W. I. Park, K. S. Son, Y. Y. Huang, U. Paik, J. A. Rogers, *Nano Lett.* **2009**, *9*, 3214; d) Y. Hu, J. Li, J. Tian, Y. Xuan, B. Deng, K. L. McNear, D. G. Lim, Y. Chen, C. Yang, G. J. Cheng, *Nano Lett.* **2016**, *16*, 7536; e) Z. Fan, J. C. Ho, Z. A. Jacobson, R. Yerushalmi, R. L. Alley, H. Razavi, A. Javey, *Nano Lett.* **2008**, *8*, 20; f) A. Javey, S. Nam, R. S. Friedman, H. Yan, C. M. Lieber, *Nano Lett.* **2007**, *7*, 773; g) W. S. Wong, S. Raychaudhuri, R. Lujan, S. Sambandan, R. A. Street, *Nano Lett.* **2011**, *11*, 2214; h) G. Yu, X. Li, C. M. Lieber, A. Cao, *J. Mater. Chem.* **2008**, *18*, 728; i) C. M. Hangarter, N. V. Myung, *Chem. Mater.* **2005**, *17*, 1320; j) M. Liu, J. Lagdani, H. Imrane, C. Pettiford, J. Lou, S. Yoon, V. G. Harris, C. Vittoria, N. X. Sun, *Appl. Phys. Lett.* **2007**, *90*, 103105; k) M. Beheshti, J. Choi, X. Geng, E. Podlaha-Murphy, S. Park, *Microelectron. Eng.* **2018**, *193*, 71; l) A. Vijayaraghavan, S. Blatt, D. Weissenberger, M. Oron-Carl, F. Hennrich, D. Gerthsen, H. Hahn, R. Krupke, *Nano Lett.* **2007**, *7*, 1556; m) R. Zhou, H.-C. Chang, V. Protasenko, M. Kuno, A. K. Singh, D. Jena, H. Xing, *J. Appl. Phys.* **2007**, *101*, 073704; n) P. A. Smith, C. D. Nordquist, T. N. Jackson, T. S. Mayer, B. R. Martin, J. Mbindyo, T. E. Mallouk, *Appl. Phys. Lett.* **2000**, *77*, 1399; o) P. J. Pauzauskis, A. Radenovic, E. Trepagnier, H. Shroff, P. Yang, J. Liphardt, *Nat. Mater.* **2006**, *5*, 97; p) R. Agarwal, K. Ladavac, Y. Roichman, G. Yu, C. M. Lieber, D. G. Grier, *Opt. Express* **2005**, *13*, 8906; q) M. Lee, J. Im, B. Y. Lee, S. Myung, J. Kang, L. Huang, Y. K. Kwon, S. Hong, *Nat. Nanotechnol.* **2006**, *1*, 66; r) X. Liu, L. Jiang, X. Zou, X. Xiao, S. Guo, C. Jiang, X. Liu, Z. Fan, W. Hu, X. Chen, W. Lu, W. Hu, L. Liao, *Adv. Mater.* **2014**, *26*, 2919; s) Y. Huang, X. Duan, Q. Wei, C. M. Lieber, *Science* **2001**, *291*, 630; t) M. C. P. Wang, B. D. Gates, *Mater. Today* **2009**, *12*, 34; u) S. Y. Min, T. S. Kim, Y. Lee, H. Cho, W. Xu, T. W. Lee, *Small* **2015**, *11*, 45; v) G. Yu, C. M. Lieber, *Pure Appl. Chem.* **2010**, *82*, 2295; w) D. Whang, S. Jin, Y. Wu, C. M. Lieber, *Nano Lett.* **2003**, *3*, 1255; x) A. Tao, F. Kim, C. Hess, J. Goldberger, R. He, Y. Sun, Y. Xia, P. Yang, *Nano Lett.* **2003**, *3*, 1229; y) G. Yu, A. Cao, C. M. Lieber, *Nat. Nanotechnol.* **2007**, *2*, 372; z) E. M. Freer, O. Grachev, X. Duan, S. Martin, D. P. Stumbo, *Nat. Nanotechnol.* **2010**, *5*, 525.
- [7] a) R. S. Wagner, W. C. Ellis, K. A. Jackson, S. M. Arnold, *J. Appl. Phys.* **1964**, *35*, 2993; b) R. S. Wagner, W. C. Ellis, *J. Appl. Phys.* **1964**, *4*, 89; c) E. S. Greiner, J. A. Gutowski, W. C. Ellis, *J. Appl. Phys.* **1961**, *32*, 2489.
- [8] a) B. A. Wacaser, K. A. Dick, J. Johansson, M. T. Borgström, K. Deppert, L. Samuelson, *Adv. Mater.* **2009**, *21*, 153; b) V. Schmidt, J. V. Wittemann, S. Senz, U. Gösele, *Adv. Mater.* **2009**, *21*, 2681; c) N. P. Dasgupta, J. Sun, C. Liu, S. Brittman, S. C. Andrews, J. Lim, H. Gao, R. Yan, P. Yang, *Adv. Mater.* **2014**, *26*, 2137.
- [9] a) J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, C. M. Lieber, *Nature* **2006**, *441*, 489; b) P. Xie, Y. Hu, Y. Fang, J. Huang, C. M. Lieber, *Proc. Natl. Acad. Sci. USA* **2009**, *106*, 15254; c) G. Zheng, W. Lu, S. Jin, C. M. Lieber, *Adv. Mater.* **2004**, *16*, 1890; d) Y. Hu, J. Xiang, G. Liang, H. Yan, C. M. Lieber, *Nano Lett.* **2008**, *8*, 925; e) W. Lu, P. Xie, C. M. Lieber, *IEEE Trans. Electron Devices* **2008**, *55*, 2859; f) G. Liang, J. Xiang, N. Kharche, G. Klimeck, C. M. Lieber, M. Lundstrom, *Nano Lett.* **2007**, *7*, 642; g) Y. Cui, Z. Zhong, D. Wang, W. U. Wang, C. M. Lieber, *Nano Lett.* **2003**, *3*, 149; h) Y. M. Brovman, J. P. Small, Y. Hu, Y. Fang, C. M. Lieber, P. Kim, *J. Appl. Phys.* **2016**, *119*, 234304.
- [10] a) C. Xie, J. Liu, T. M. Fu, X. Dai, W. Zhou, C. M. Lieber, *Nat. Mater.* **2015**, *14*, 1286; b) T. Cohen-Karni, D. Casanova, J. F. Cahoon, Q. Qing, D. C. Bell, C. M. Lieber, *Nano Lett.* **2012**, *12*, 2639; c) G. Hong, T. M. Fu, T. Zhou, T. G. Schuhmann, J. Huang, C. M. Lieber, *Nano Lett.* **2015**, *15*, 6979; d) X. P. A. Gao, G. Zheng, C. M. Lieber, *Nano Lett.* **2010**, *10*, 547; e) X. Duan, C. M. Lieber, *Nano Res.* **2015**, *8*, 1; f) X. Jiang, J. Hu, A. M. Lieber, C. S. Jackan, J. C. Biffinger, L. A. Fitzgerald, B. R. Ringeisen, C. M. Lieber, *Nano Lett.* **2014**, *14*, 6737; g) N. A. Kotov, J. O. Winter, I. P. Clements, E. Jan, B. P. Timko, S. Campidelli, S. Pathak, A. Mazzatenta, C. M. Lieber, M. Prato, R. V. Bellamkonda, G. A. Silva, N. W. S. Kam, F. Patolsky, L. Ballerini, *Adv. Mater.* **2009**, *21*, 3970; h) X. Duan, C. M. Lieber, *Chem. - Asian J.* **2013**, *8*, 2304; i) P. Xie, Q. Xiong, Y. Fang, Q. Qing, C. M. Lieber, *Nat. Nanotechnol.* **2012**, *7*, 119; j) N. Gao, W. Zhou, X. Jiang, G. Hong, T. M. Fu, C. M. Lieber, *Nano Lett.* **2015**, *15*, 2143; k) G. Zheng, X. P. Gao, C. M. Lieber, *Nano Lett.* **2010**, *10*, 3179; l) Q. Qing, Z. Jiang, L. Xu, R. Gao, L. Mai, C. M. Lieber, *Nat. Nanotechnol.* **2014**, *9*, 142; m) F. Patolsky, G. Zheng, C. M. Lieber, *Nat. Protoc.* **2006**, *1*, 1711; n) L. Xu, Z. Jiang, Q. Qing, L. Mai, Q. Zhang, C. M. Lieber, *Nano Lett.* **2013**, *13*, 746; o) Y. Cui, Q. Wei, H. Park, C. M. Lieber, *Science* **2001**, *293*, 1289; p) B. P. Timko, T. Cohen-Karni, Q. Qing, B. Tian, C. M. Lieber, *IEEE Trans. Nanotechnol.* **2010**, *9*, 269; q) S. Vandenbrouck, K. Madjour, D. Theron, Y. Dong, Y. Li, C. M. Lieber, C. Gaquiere, *IEEE Electron Device Lett.* **2009**, *30*, 322.
- [11] a) Y. Hu, H. O. Churchill, D. J. Reilly, J. Xiang, C. M. Lieber, C. M. Marcus, *Nat. Nanotechnol.* **2007**, *2*, 622; b) C. Yang, C. J. Barrelet, F. Capasso, C. M. Lieber, *Nano Lett.* **2006**, *6*, 2929.
- [12] a) W. Shim, J. Yao, C. M. Lieber, *Nano Lett.* **2014**, *14*, 5430; b) R. S. Friedman, M. C. McAlpine, D. S. Ricketts, D. Ham, C. M. Lieber, *Nature* **2005**, *434*, 1085;
- [13] a) H. W. Lee, P. Muralidharan, R. Ruffo, C. M. Mari, Y. Cui, D. K. Kim, *Nano Lett.* **2010**, *10*, 3852; b) Y. Yao, N. Liu, M. T. McDowell, M. Pasta, Y. Cui, *Energy Environ. Sci.* **2012**, *5*, 7927; c) L. F. Cui, Y. Yang, C. M. Hsu, Y. Cui, *Nano Lett.* **2009**, *9*, 3370.

- [14] H.-G. Park, C. J. Barrelet, Y. Wu, B. Tian, F. Qian, C. M. Lieber, *Nat. Photonics* **2008**, *2*, 622.
- [15] a) S. K. Kim, R. W. Day, J. F. Cahoon, T. J. Kempa, K. D. Song, H. G. Park, C. M. Lieber, *Nano Lett.* **2012**, *12*, 4971; b) B. Tian, X. Zheng, T. J. Kempa, Y. Fang, N. Yu, G. Yu, J. Huang, C. M. Lieber, *Nature* **2007**, *449*, 885; c) T. J. Kempa, B. Tian, D. R. Kim, J. Hu, X. Zheng, C. M. Lieber, *Nano Lett.* **2008**, *8*, 3456; d) Y. Dong, B. Tian, T. J. Kempa, C. M. Lieber, *Nano Lett.* **2009**, *9*, 2183.
- [16] Q. Zhang, G. Li, X. Liu, F. Qian, Y. Li, T. C. Sum, C. M. Lieber, Q. Xiong, *Nat. Commun.* **2014**, *5*, 4953.
- [17] a) S. W. Boettcher, J. M. Spurgeon, M. C. Putnam, E. L. Warren, D. B. Turner-Evans, M. D. Kelzenberg, J. R. Maiolo, H. A. Atwater, N. S. Lewis, *Science* **2010**, *327*, 185; b) C. Yang, Z. Zhong, C. M. Lieber, *Science* **2005**, *310*, 1304.
- [18] A. Pevzner, Y. Engel, R. Elnathan, T. Ducobni, M. Ben-Ishai, K. Reddy, N. Shpaisman, A. Tsukernik, M. Oksman, F. Patolsky, *Nano Lett.* **2010**, *10*, 1202.
- [19] a) A. Pevzner, Y. Engel, R. Elnathan, A. Tsukernik, Z. Barkay, F. Patolsky, *Nano Lett.* **2012**, *12*, 7; b) Y. Shan, S. J. Fonash, *ACS Nano* **2008**, *2*, 429.
- [20] a) R. Krishnan, C. V. Thompson, *Adv. Mater.* **2007**, *19*, 988; b) K. Nielsch, F. Müller, A. P. Li, U. Gösele, *Adv. Mater.* **2000**, *12*, 582; c) Y. Xiang, A. Keilbach, L. M. Codinachs, K. Nielsch, G. Abstreiter, A. Fontcuberta i Morral, T. Bein, *Nano Lett.* **2010**, *10*, 1341.
- [21] A. Waleed, M. M. Tavakoli, L. Gu, Z. Wang, D. Zhang, A. Manikandan, Q. Zhang, R. Zhang, Y.-L. Chueh, Z. Fan, *Nano Lett.* **2017**, *17*, 523.
- [22] D. Tsvion, M. Schwartzman, R. Popovitz-Biro, P. von Huth, E. Joselevich, *Science* **2011**, *333*, 1003.
- [23] D. Tsvion, M. Schwartzman, R. Popovitz-Biro, E. Joselevich, *ACS Nano* **2012**, *6*, 6433.
- [24] a) Q. Wang, J. Li, Y. Lei, Y. Wen, Z. Wang, X. Zhan, F. Wang, F. Wang, Y. Huang, K. Xu, J. He, *Adv. Mater.* **2016**, *28*, 3596; b) G. Reut, E. Oksenberg, R. Popovitz-Biro, K. Rechav, E. Joselevich, *J. Phys. Chem. C* **2016**, *120*, 17087.
- [25] E. Shalev, E. Oksenberg, K. Rechav, R. Popovitz-Biro, E. Joselevich, *ACS Nano* **2017**, *11*, 213.
- [26] S. Wu, L. Wang, Z. Liu, X. Yi, Y. Huang, C. Yang, T. Wei, J. Yan, G. Yuan, J. Wang, J. Li, *Nanoscale* **2018**, *10*, 5888.
- [27] E. Oksenberg, R. Popovitz-Biro, K. Rechav, E. Joselevich, *Adv. Mater.* **2015**, *27*, 3999.
- [28] a) B. Nikoobakht, C. A. Michaels, S. J. Stranick, M. D. Vaudin, *Appl. Phys. Lett.* **2004**, *85*, 3244; b) X. Wang, N. Aroonyadet, Y. Zhang, M. Mecklenburg, X. Fang, H. Chen, E. Goo, C. Zhou, *Nano Lett.* **2014**, *14*, 3014; c) B. Nikoobakht, A. Herzing, *ACS Nano* **2010**, *4*, 5877.
- [29] a) Y. Zi, K. Jung, D. Zakharov, C. Yang, *Nano Lett.* **2013**, *13*, 2786; b) M. Fahed, L. Desplanque, D. Troadec, G. Patriarche, X. Wallart, *J. Cryst. Growth* **2017**, *477*, 45; c) P. Aseev, A. Fursina, F. Boekhout, F. Krizek, J. E. Sestoft, F. Borsoi, S. Heedt, G. Wang, L. Binci, S. Marti-Sanchez, T. Swoboda, R. Koops, E. Uccelli, J. Arbiol, P. Krogstrup, L. P. Kouwenhoven, P. Caroff, *Nano Lett.* **2019**, *19*, 218; d) M. Fahed, L. Desplanque, D. Troadec, G. Patriarche, X. Wallart, *Nanotechnology* **2016**, *27*, 505301; e) X. Zhang, J. Zou, M. Paladugu, Y. Guo, Y. Wang, Y. Kim, H. J. Joyce, Q. Gao, H. H. Tan, C. Jagadish, *Small* **2009**, *5*, 366.
- [30] C. Zhang, X. Miao, P. K. Mohseni, W. Choi, X. Li, *Nano Lett.* **2014**, *14*, 6836.
- [31] a) J. Chen, Y. Fu, L. Samad, L. Dang, Y. Zhao, S. Shen, L. Guo, S. Jin, *Nano Lett.* **2017**, *17*, 460; b) E. Oksenberg, E. Sanders, R. Popovitz-Biro, L. Houben, E. Joselevich, *Nano Lett.* **2018**, *18*, 424; c) G. Xu, Y. Li, J. Yan, X. Lv, Y. Liu, B. Cai, *Mater. Res. Lett.* **2019**, *7*, 203; d) X. Wang, M. Shoaib, X. Wang, X. Zhang, M. He, Z. Luo, W. Zheng, H. Li, T. Yang, X. Zhu, L. Ma, A. Pan, *ACS Nano* **2018**, *12*, 6170.
- [32] a) J. Jang, Y. Lee, J. Y. Yoon, H. H. Yoon, J. Koo, J. Choe, S. Jeon, J. Sung, J. Park, W. C. Lee, H. Lee, H. Y. Jeong, K. Park, K. Kim, *Nano Lett.* **2018**, *18*, 6214; b) W. C. Lee, K. Kim, J. Park, J. Koo, H. Y. Jeong, H. Lee, D. A. Weitz, A. Zettl, S. Takeuchi, *Nat. Nanotechnol.* **2015**, *10*, 423.
- [33] M. Spina, E. Bonvin, A. Sienkiewicz, B. Náfrádi, L. Forró, E. Horváth, *Sci. Rep.* **2016**, *6*, 21751.
- [34] D. Tsvion, E. Joselevich, *Nano Lett.* **2013**, *13*, 5491.
- [35] L. Goren-Ruck, D. Tsvion, M. Schwartzman, R. Popovitz-Biro, E. Joselevich, *ACS Nano* **2014**, *8*, 2838.
- [36] a) D. Guo, X. Wang, H. Wang, W. Song, H. Chen, M. Qi, X. Luo, X. Luo, G. Li, G. Qin, S. Li, *ACS Photonics* **2018**, *5*, 4810; b) S. A. Fortuna, J. Wen, I. S. Chun, X. Li, *Nano Lett.* **2008**, *8*, 4421; c) C. L. Hsin, J. H. He, C. Y. Lee, W. W. Wu, P. H. Yeh, L. J. Chen, Z. L. Wang, *Nano Lett.* **2007**, *7*, 1799; d) R. Ben-Zvi, H. Burrows, M. Schwartzman, O. Bitton, I. Pinkas, I. Kaplan-Ashiri, O. Brontvein, E. Joselevich, *ACS Nano* **2019**, *13*, 5572; e) D. Tsvion, E. Joselevich, *J. Phys. Chem. C* **2014**, *118*, 19158; f) W. Du, X. Yang, H. Pan, X. Ji, H. Ji, S. Luo, X. Zhang, Z. Wang, T. Yang, *Nano Lett.* **2016**, *16*, 877.
- [37] M. Schwartzman, D. Tsvion, D. Mahalu, O. Raslin, E. Joselevich, *Proc. Natl. Acad. Sci. USA* **2013**, *110*, 15195.
- [38] a) J. Wallentin, D. Kriegner, J. Stangl, M. T. Borgstrom, *Nano Lett.* **2014**, *14*, 1707; b) M. Heurlin, M. H. Magnusson, D. Lindgren, M. Ek, L. R. Wallenberg, K. Deppert, L. Samuelson, *Nature* **2012**, *492*, 90; c) L. Neeman, R. Ben-Zvi, K. Rechav, R. Popovitz-Biro, D. Oron, E. Joselevich, *Nano Lett.* **2017**, *17*, 842; d) M. Mattila, T. Hakkarainen, H. Jiang, E. I. Kauppinen, H. Lipsanen, *Nanotechnology* **2007**, *18*, 155301; e) Y. Shen, S. Turner, P. Yang, G. Van Tendeloo, O. I. Lebedev, T. Wu, *Nano Lett.* **2014**, *14*, 4342; f) S. J. Rathi, D. J. Smith, J. Drucker, *Nano Lett.* **2013**, *13*, 3878; g) C. Cheng, H. Guo, A. Amini, K. Liu, D. Fu, J. Zou, H. Song, *Sci. Rep.* **2015**, *4*, 5456.
- [39] L. Yu, P. J. Alet, G. Picardi, P. Roca i Cabarrocas, *Phys. Rev. Lett.* **2009**, *102*, 125501.
- [40] L. Yu, B. O'Donnell, P. J. Alet, S. Conesa-Boj, F. Peiro, J. Arbiol, P. Roca i Cabarrocas, *Nanotechnology* **2009**, *20*, 225604.
- [41] L. Yu, P. Roca i Cabarrocas, *Phys. Rev. B* **2010**, *81*, 085323.
- [42] a) L. Yu, B. O'Donnell, M. Foldyna, P. Roca i Cabarrocas, *Nanotechnology* **2012**, *23*, 194011; b) J. Lu, S. Qian, Z. Yu, S. Misra, L. Yu, J. Xu, Y. Shi, P. Roca i Cabarrocas, K. Chen, *Opt. Express* **2015**, *23*, A1288; c) J. Lu, X. Sheng, G. Tong, Z. Yu, X. Sun, L. Yu, X. Xu, J. Wang, J. Xu, Y. Shi, K. Chen, *Adv. Mater.* **2017**, *29*, 1700400; d) X. Sun, T. Zhang, J. Wang, F. Yang, L. Xu, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, L. Yu, *Nano Energy* **2018**, *53*, 83; e) L. Yu, S. Misra, J. Wang, S. Qian, M. Foldyna, J. Xu, Y. Shi, E. Johnson, P. Roca i Cabarrocas, *Sci. Rep.* **2015**, *4*, 4357; f) L. Yu, L. Rigutti, M. Tchernycheva, S. Misra, M. Foldyna, G. Picardi, P. Roca i Cabarrocas, *Nanotechnology* **2013**, *24*, 275401; g) Z. Yu, J. Lu, S. Qian, S. Misra, L. Yu, J. Xu, L. Xu, J. Wang, Y. Shi, K. Chen, P. Roca i Cabarrocas, *Appl. Phys. Lett.* **2015**, *107*, 163105.
- [43] L. Yu, P. Roca i Cabarrocas, *Phys. Rev. B* **2009**, *80*, 085313.
- [44] H. F. Yan, Y. J. Xing, Q. L. Hang, D. P. Yu, Y. P. Wang, J. Xu, Z. H. Xi, S. Q. Feng, *Chem. Phys. Lett.* **2000**, *323*, 224.
- [45] M. Paulose, O. K. Varghese, C. A. Grimes, *J. Nanosci. Nanotechnol.* **2003**, *3*, 341.
- [46] a) N. Ibaraki, *MRS Proc.* **1994**, *345*, 3; b) Z. Shengdong, Z. Chunxiang, J. K. O. Sin, P. K. T. Mok, *IEEE Electron Device Lett.* **1999**, *20*, 569.
- [47] L. Yu, B. O'Donnell, J.-L. Maurice, P. Roca i Cabarrocas, *Appl. Phys. Lett.* **2010**, *97*, 023107.

- [48] H. Song, H. X. Wang, Z. Lin, X. Jiang, L. Yu, J. Xu, Z. Yu, X. Zhang, Y. Liu, P. He, L. Pan, Y. Shi, H. Zhou, K. Chen, *Adv. Funct. Mater.* **2016**, *26*, 524.
- [49] W. Chen, L. Yu, S. Misra, Z. Fan, P. Pareige, G. Patriarche, S. Bouchoule, P. Roca i Cabarrocas, *Nat. Commun.* **2014**, *5*, 4134.
- [50] L. Yu, P. Roca i Cabarrocas, *Phys. E* **2012**, *44*, 1045.
- [51] Z. Xue, M. Xu, L. Xing, J. Wang, X. Jiang, X. Wei, L. Yu, Q. Chen, J. Wang, J. Xu, *Adv. Funct. Mater.* **2016**, *26*, 5352.
- [52] Z. Xue, M. Xu, Y. Zhao, J. Wang, X. Jiang, L. Yu, J. Wang, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, *Nat. Commun.* **2016**, *7*, 12836.
- [53] J. Eggers, *Rev. Mod. Phys.* **1997**, *69*, 865.
- [54] A. Fujiwara, Y. Takahashi, K. Yamazaki, H. Namatsu, M. Nagase, K. Kurihara, K. Murase, *IEEE Trans. Electron Devices* **1999**, *46*, 954.
- [55] M. Xu, Z. Xue, J. Wang, Y. Zhao, Y. Duan, G. Zhu, L. Yu, J. Xu, J. Wang, Y. Shi, K. Chen, P. Roca i Cabarrocas, *Nano Lett.* **2016**, *16*, 7317.
- [56] L. Yu, M. Xu, J. Xu, Z. Xue, Z. Fan, G. Picardi, F. Fortuna, J. Wang, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, *Nano Lett.* **2014**, *14*, 6469.
- [57] Y. Wang, V. Schmidt, S. Senz, U. Gösele, *Nat. Nanotechnol.* **2006**, *1*, 186.
- [58] E. Culurciello, *Silicon-on-Sapphire Circuits and Systems*, McGraw-Hill, Inc., New York **2010**.
- [59] D. Kelly, C. Brindle, C. Kemerling, M. Stuber, presented at IEEE Compound Semiconductor Integrated Circuit Symposium (CSIC '05), November **2005**.
- [60] M. Xu, Z. Xue, L. Yu, S. Qian, Z. Fan, J. Wang, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, *Nanoscale* **2015**, *7*, 5197.
- [61] L. Yu, M. Oudwan, O. Moustapha, F. Fortuna, P. Roca i Cabarrocas, *Appl. Phys. Lett.* **2009**, *95*, 113106.
- [62] L. Yu, W. Chen, B. O'Donnell, G. Patriarche, S. Bouchoule, P. Pareige, R. Rogel, A. Claire Salaun, L. Pichon, P. Roca i Cabarrocas, *Appl. Phys. Lett.* **2011**, *99*, 203104.
- [63] a) O. Moutanabbir, D. Isheim, H. Blumtritt, S. Senz, E. Pippel, D. N. Seidman, *Nature* **2013**, *496*, 78; b) L. Yu, F. Fortuna, B. O'Donnell, T. Jeon, M. Foldyna, G. Picardi, P. Roca i Cabarrocas, *Nano Lett.* **2012**, *12*, 4153.
- [64] a) C. Celle, C. Mouchet, E. Rouvière, J.-P. Simonato, D. Mariolle, N. Chevalier, A. Brioude, *J. Phys. Chem. C* **2010**, *114*, 760; b) R. A. Schlitz, D. E. Perea, J. L. Lensch-Falk, E. R. Hemesath, L. J. Lauhon, *Appl. Phys. Lett.* **2009**, *95*, 162101; c) D. E. Perea, E. R. Hemesath, E. J. Schwabach, J. L. Lensch-Falk, P. W. Voorhees, L. J. Lauhon, *Nat. Nanotechnol.* **2009**, *4*, 315; d) H. Schmid, M. T. Björk, J. Knoch, S. Karg, H. Riel, W. Riess, *Nano Lett.* **2009**, *9*, 173; e) L. Pan, K.-K. Lew, J. M. Redwing, E. C. Dickey, *J. Cryst. Growth* **2005**, *277*, 428; f) E. Koren, J. K. Hyun, U. Givan, E. R. Hemesath, L. J. Lauhon, E. Rosenwaks, *Nano Lett.* **2011**, *11*, 183; g) K.-K. Lew, L. Pan, T. E. Bogart, S. M. Dilts, E. C. Dickey, J. M. Redwing, Y. Wang, M. Cabassi, T. S. Mayer, S. W. Novak, *Appl. Phys. Lett.* **2004**, *85*, 3101.
- [65] M. A. Khan, S. P. Ringer, R. Zheng, *Adv. Mater. Interfaces* **2016**, *3*, 1500713.
- [66] G. Backenstoss, *Phys. Rev.* **1957**, *108*, 1416.
- [67] M. Xu, J. Wang, Z. Xue, J. Wang, P. Feng, L. Yu, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, *Nanoscale* **2017**, *9*, 10350.
- [68] K. S. Min, H. A. Atwater, *Appl. Phys. Lett.* **1998**, *72*, 1884.
- [69] Y. Zhao, H. Ma, T. Dong, J. Wang, L. Yu, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, *Nano Lett.* **2018**, *18*, 6931.
- [70] a) Y. Wu, R. Fan, P. Yang, *Nano Lett.* **2002**, *2*, 83; b) S. A. Dayeh, J. Wang, N. Li, J. Y. Huang, A. V. Gin, S. T. Picraux, *Nano Lett.* **2011**, *11*, 4200.
- [71] N. D. Zakharov, P. Werner, G. Gerth, L. Schubert, L. Sokolov, U. Gösele, *J. Cryst. Growth* **2006**, *290*, 6.
- [72] A. Potié, T. Baron, L. Latu-Romain, G. Rosaz, B. Salem, L. Montès, P. Gentile, J. Kreisel, H. Roussel, *J. Appl. Phys.* **2011**, *110*, 024311.
- [73] a) Y. Wang, V. Schmidt, S. Senz, U. Gösele, *Nat. Nanotechnol.* **2006**, *1*, 186; b) S. Kodambaka, J. Tersoff, M. C. Reuter, F. M. Ross, *Science* **2007**, *316*, 729; c) Y.-C. Chou, C.-Y. Wen, M. C. Reuter, D. Su, E. A. Stach, F. M. Ross, *ACS Nano* **2012**, *6*, 6407; d) D. E. Perea, N. Li, R. M. Dickerson, A. Misra, S. T. Picraux, *Nano Lett.* **2011**, *11*, 3117.
- [74] a) X. Duan, C. M. Lieber, *Adv. Mater.* **2000**, *12*, 298; b) K.-K. Lew, L. Pan, E. C. Dickey, J. M. Redwing, *J. Mater. Res.* **2006**, *21*, 2876.
- [75] C. Y. Wen, M. C. Reuter, J. Bruley, J. Tersoff, S. Kodambaka, E. A. Stach, F. M. Ross, *Science* **2009**, *326*, 1247.
- [76] a) B. P. Timko, T. Cohen-Karni, G. Yu, Q. Qing, B. Tian, C. M. Lieber, *Nano Lett.* **2009**, *9*, 914; b) T. Cohen-Karni, B. P. Timko, L. E. Weiss, C. M. Lieber, *Proc. Natl. Acad. Sci. USA* **2009**, *106*, 7309; c) X. Duan, R. Gao, P. Xie, T. Cohen-Karni, Q. Qing, H. S. Choe, B. Tian, X. Jiang, C. M. Lieber, *Nat. Nanotechnol.* **2012**, *7*, 174; d) Z. Jiang, Q. Qing, P. Xie, R. Gao, C. M. Lieber, *Nano Lett.* **2012**, *12*, 1711; e) B. Tian, J. Liu, T. Dvir, L. Jin, J. H. Tsui, Q. Qing, Z. Suo, R. Langer, D. S. Kohane, C. M. Lieber, *Nat. Mater.* **2012**, *11*, 986; f) K. Jiang, D. Fan, Y. Belabassi, G. Akkaraju, J. L. Montchamp, J. L. Coffer, *ACS Appl. Mater. Interfaces* **2009**, *1*, 266; g) Q. Qing, S. K. Pal, B. Tian, X. Duan, B. P. Timko, T. Cohen-Karni, V. N. Murthy, C. M. Lieber, *Proc. Natl. Acad. Sci. USA* **2010**, *107*, 1882; h) R. Yan, J. H. Park, Y. Choi, C. J. Heo, S. M. Yang, L. P. Lee, P. Yang, *Nat. Nanotechnol.* **2012**, *7*, 191; i) R. Gao, S. Strehle, B. Tian, T. Cohen-Karni, P. Xie, X. Duan, Q. Qing, C. M. Lieber, *Nano Lett.* **2012**, *12*, 3329.
- [77] a) A. Gao, N. Lu, Y. Wang, P. Dai, T. Li, X. Gao, Y. Wang, C. Fan, *Nano Lett.* **2012**, *12*, 5262; b) J. Zhou, Y. Gu, P. Fei, W. Mai, Y. Gao, R. Yang, G. Bao, Z. L. Wang, *Nano Lett.* **2008**, *8*, 3035; c) H. Cui, S. Li, S. Deng, H. Chen, C. Wang, *ACS Sens.* **2017**, *2*, 386; d) M. C. McAlpine, H. Ahmad, D. Wang, J. R. Heath, *Nat. Mater.* **2007**, *6*, 379; e) A. Cao, W. Zhu, J. Shang, J. H. Klootwijk, E. J. Sudhölter, J. Huskens, L. C. P. M. de Smet, *Nano Lett.* **2017**, *17*, 1; f) J. Zhou, P. Fei, Y. Gu, W. Mai, Y. Gao, R. Yang, G. Bao, Z. L. Wang, *Nano Lett.* **2008**, *8*, 3973; g) R. Yang, Y. Qin, L. Dai, Z. L. Wang, *Nat. Nanotechnol.* **2009**, *4*, 34; h) S. Kim, J. Kim, J. Jang, H.-S. Mo, D. M. Kim, S.-J. Choi, B.-G. Park, D. H. Kim, J. Park, *J. Nanosci. Nanotechnol.* **2017**, *17*, 3257; i) J. Li, S. Pud, M. Petrychuk, A. Offenhausser, S. Vitusevich, *Nano Lett.* **2014**, *14*, 3504; j) A. Gao, N. Lu, P. Dai, T. Li, H. Pei, X. Gao, Y. Gong, Y. Wang, C. Fan, *Nano Lett.* **2011**, *11*, 3974; k) Y. Engel, R. Elnathan, A. Pevzner, G. Davidi, E. Flaxer, F. Patolsky, *Angew. Chem., Int. Ed.* **2010**, *49*, 6830; l) B. Voisin, R. Maurand, S. Barraud, M. Vinet, X. Jehl, M. Sanquer, J. Renard, S. De Franceschi, *Nano Lett.* **2016**, *16*, 88; m) M. C. McAlpine, R. S. Friedman, S. Jin, K.-h. Lin, W. U. Wang, C. M. Lieber, *Nano Lett.* **2003**, *3*, 1531; n) J. Y. Park, B. H. Lee, G. B. Lee, H. Bae, Y. K. Choi, *ACS Appl. Mater. Interfaces* **2018**, *10*, 4838; o) J. P. Colinge, C. W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A. M. Kelleher, B. McCarthy, R. Murphy, *Nat. Nanotechnol.* **2010**, *5*, 225; p) S.-J. Mao, J. Xu, G.-L. Wang, J. Luo, N.-Y. Duan, E. Simoen, H. Radamson, W.-W. Wang, D.-P. Chen, J.-F. Li, C. Zhao, T.-C. Ye, *ECS J. Solid State Sci. Technol.* **2017**, *6*, P660; q) K. Trivedi, H. Yuk, H. C. Floresca, M. J. Kim, W. Hu, *Nano Lett.* **2011**, *11*, 1412; r) M. Su, Z. Yang, L. Liao, X. Zou, J. C. Ho, J. Wang, J. Wang, W. Hu, X. Xiao, C. Jiang, C. Liu, T. Guo, *Adv. Sci.* **2016**, *3*, 1600078; s) J. Moon, Y. Kim, D. Lim, S. Kim, *Nano Res.* **2018**, *11*, 2625; t) R. A. Minamisawa, S. Habicht, L. Knoll, Q. T. Zhao, D. Buca, S. Mantl, F. Köhler, R. Carius, *Solid-State Electron.* **2011**, *60*, 31; u) S. J. Choi, J. H. Ahn, J. W. Han, M. L. Seol, D. I. Moon, S. Kim, Y. K. Choi, *Nano Lett.* **2011**, *11*, 854; v) H. Ko, K. Takei, R. Kapadia, S. Chuang, H. Fang, P. W. Leu, K. Ganapathi, E. Plis, H. S. Kim, S. Y. Chen, M. Madsen, A. C. Ford, Y. L. Chueh, S. Krishna, S. Salahuddin, A. Javey, *Nature* **2010**, *468*, 286;

- w) Y. Shan, S. Ashok, S. J. Fonash, *Appl. Phys. Lett.* **2007**, *91*, 093518.
- [78] a) W. Zhou, X. Dai, C. M. Lieber, *Rep. Prog. Phys.* **2017**, *80*, 016701; b) R. Ahmad, T. Mahmoudi, M. S. Ahn, Y. B. Hahn, *Biosens. Bioelectron.* **2018**, *100*, 312.
- [79] a) C. Zhang, W. Tian, Z. Xu, X. Wang, J. Liu, S. L. Li, D. M. Tang, D. Liu, M. Liao, Y. Bando, D. Golberg, *Nanoscale* **2014**, *6*, 8084; b) Y. Kim, H. S. Im, K. Park, J. Kim, J. P. Ahn, S. J. Yoo, J. G. Kim, J. Park, *Small* **2017**, *13*, 1603695; c) S. Huang, C. F. Guo, X. Zhang, W. Pan, X. Luo, C. Zhao, J. Gong, X. Li, Z. F. Ren, H. Wu, *Small* **2015**, *11*, 5712; d) Z. Zeng, L. Gan, H. Li, Y. Ma, Y. Bando, D. Golberg, T. Zhai, *Adv. Funct. Mater.* **2015**, *25*, 5885; e) H. Wu, Y. Sun, D. Lin, R. Zhang, C. Zhang, W. Pan, *Adv. Mater.* **2009**, *21*, 227; f) X. Liu, X. Liu, J. Wang, C. Liao, X. Xiao, S. Guo, C. Jiang, Z. Fan, T. Wang, X. Chen, W. Lu, W. Hu, L. Liao, *Adv. Mater.* **2014**, *26*, 7399; g) B. Liu, Z. Wang, Y. Dong, Y. Zhu, Y. Gong, S. Ran, Z. Liu, J. Xu, Z. Xie, D. Chen, G. Shen, *J. Mater. Chem.* **2012**, *22*, 9379.
- [80] J. Xu, K. Rechav, R. Popovitz-Biro, I. Nevo, Y. Feldman, E. Joselevich, *Adv. Mater.* **2018**, *30*, 1800413.
- [81] X. Liu, L. Gu, Q. Zhang, J. Wu, Y. Long, Z. Fan, *Nat. Commun.* **2014**, *5*, 4007.
- [82] M. Hossain, G. S. Kumar, S. N. Barimar Prabhava, E. D. Sheerin, D. McCloskey, S. Acharya, K. D. M. Rao, J. J. Boland, *ACS Nano* **2018**, *12*, 4727.
- [83] M. Sun, Q. Fang, Z. Zhang, D. Xie, Y. Sun, J. Xu, W. Li, T. Ren, Y. Zhang, *ACS Appl. Mater. Interfaces* **2018**, *10*, 7231.
- [84] H. Deng, X. Yang, D. Dong, B. Li, D. Yang, S. Yuan, K. Qiao, Y.-B. Cheng, J. Tang, H. Song, *Nano Lett.* **2015**, *15*, 7963.
- [85] Y. Meng, C. Lan, F. Li, S. Yip, R. Wei, X. Kang, X. Bu, R. Dong, H. Zhang, J. C. Ho, *ACS Nano* **2019**, *13*, 6060.
- [86] Q. Zhou, J. G. Park, R. Nie, A. K. Thokchom, D. Ha, J. Pan, S. I. Seok, T. Kim, *ACS Nano* **2018**, *12*, 8406.
- [87] M. D. Kelzenberg, D. B. Turner-Evans, B. M. Kayes, M. A. Filler, M. C. Putnam, N. S. Lewis, H. A. Atwater, *Nano Lett.* **2008**, *8*, 710.
- [88] a) H. Yabuta, M. Sano, K. Abe, T. Aiba, T. Den, H. Kumomi, K. Nomura, T. Kamiya, H. Hosono, *Appl. Phys. Lett.* **2006**, *89*, 112123; b) M. Nag, F. De Roose, K. Myny, S. Steudel, J. Genoe, G. Groeseneken, P. Heremans, *J. Soc. Inf. Disp.* **2017**, *25*, 349.
- [89] a) M. J. Powell, C. van Berkel, A. R. Franklin, S. C. Deane, W. I. Milne, *Phys. Rev. B* **1992**, *45*, 4160; b) M. J. Powell, C. Glasse, P. W. Green, I. D. French, I. J. Stemp, *IEEE Electron Device Lett.* **2000**, *21*, 104.
- [90] a) S. D. Brotherton, *Semicond. Sci. Technol.* **1995**, *10*, 721; b) T. Hirao, M. Furuta, H. Furuta, T. Matsuda, T. Hiramatsu, H. Hokari, M. Yoshida, H. Ishii, M. Kakegawa, *J. Soc. Inf. Disp.* **2007**, *15*, 17; c) C. Lin, Y. Chen, *IEEE Electron Device Lett.* **2007**, *28*, 129; d) Y. Nakajima, Y. Teranishi, Y. Kida, Y. Maki, *J. Soc. Inf. Disp.* **2006**, *14*, 1071; e) H.-C. Cheng, C.-C. Tsai, J.-H. Lu, H.-H. Chen, B.-T. Chen, T.-K. Chang, C.-W. Lin, *J. Electrochem. Soc.* **2007**, *154*, J5.
- [91] A. Hara, F. Takeuchi, M. Takei, K. Suga, K. Yoshino, M. Chida, Y. Sano, N. Sasaki, *Jpn. J. Appl. Phys.* **2002**, *41*, L311.
- [92] J. Si, D. Zhong, H. Xu, M. Xiao, C. Yu, Z. Zhang, L. M. Peng, *ACS Nano* **2018**, *12*, 627.
- [93] a) W. Xu, Z. Liu, J. Zhao, W. Xu, W. Gu, X. Zhang, L. Qian, Z. Cui, *Nanoscale* **2014**, *6*, 14891; b) B. Chen, P. Zhang, L. Ding, J. Han, S. Qiu, Q. Li, Z. Zhang, L. M. Peng, *Nano Lett.* **2016**, *16*, 5120.
- [94] a) L. Ding, S. Wang, Z. Zhang, Q. Zeng, Z. Wang, T. Pei, L. Yang, X. Liang, J. Shen, Q. Chen, R. Cui, Y. Li, L.-M. Peng, *Nano Lett.* **2009**, *9*, 4209; b) L. Ding, Z. Zhang, S. Liang, T. Pei, S. Wang, Y. Li, W. Zhou, J. Liu, L. M. Peng, *Nat. Commun.* **2012**, *3*, 677; c) Z. Zhang, X. Liang, S. Wang, K. Yao, Y. Hu, Y. Zhu, Q. Chen, W. Zhou, Y. Li, Y. Yao, J. Zhang, L.-M. Peng, *Nano Lett.* **2007**, *7*, 3603; d) Z. Zhang, S. Wang, L. Ding, X. Liang, T. Pei, J. Shen, H. Xu, Q. Chen, R. Cui, Y. Li, L.-M. Peng, *Nano Lett.* **2008**, *8*, 3696; e) Z. Zhang, S. Wang, Z. Wang, L. Ding, T. Pei, Z. Hu, X. Liang, Q. Chen, Y. Li, L.-M. Peng, *ACS Nano* **2009**, *3*, 3781.
- [95] B. Nasr, D. Wang, R. Kruk, H. Rösner, H. Hahn, S. Dasgupta, *Adv. Funct. Mater.* **2013**, *23*, 1750.
- [96] D. Kalblein, R. T. Weitz, H. J. Bottcher, F. Ante, U. Zschieschang, K. Kern, H. Klauk, *Nano Lett.* **2011**, *11*, 5309.
- [97] E. N. Dattoli, Q. Wan, W. Guo, Y. Chen, X. Pan, W. Lu, *Nano Lett.* **2007**, *7*, 2463.
- [98] G. Shen, J. Xu, X. Wang, H. Huang, D. Chen, *Adv. Mater.* **2011**, *23*, 771.
- [99] H. Park, K. R. Yoon, S. K. Kim, I.-D. Kim, J. Jin, Y. H. Kim, B.-S. Bae, *Adv. Electron. Mater.* **2016**, *2*, 1600218.
- [100] C. Wang, Y. Meng, Z. Guo, B. Shin, G. Liu, F. Shan, *Appl. Phys. Lett.* **2018**, *112*, 213501.
- [101] D. Y. Jeon, S. Pregl, S. J. Park, L. Baraban, G. Cuniberti, T. Mikolajick, W. M. Weber, *Nano Lett.* **2015**, *15*, 4578.
- [102] C. Opoku, R. A. Sporea, V. Stolojan, S. R. P. Silva, M. Shkunov, *Adv. Electron. Mater.* **2017**, *3*, 1600256.
- [103] X. Wu, H. Ma, H. Yin, D. Pan, J. Wang, L. Yu, J. Xu, Y. Shi, K. Chen, *Adv. Electron. Mater.* **2019**, *5*, 1800627.
- [104] J. Liang, L. Li, X. Niu, Z. Yu, Q. Pei, *Nat. Photonics* **2013**, *7*, 817.
- [105] R. C. Webb, A. P. Bonifas, A. Behnaz, Y. Zhang, K. J. Yu, H. Cheng, M. Shi, Z. Bian, Z. Liu, Y.-S. Kim, W.-H. Yeo, J. S. Park, J. Song, Y. Li, Y. Huang, A. M. Gorbach, J. A. Rogers, *Nat. Mater.* **2013**, *12*, 938.
- [106] Y. Zhu, F. Xu, Q. Qin, W. Y. Fung, W. Lu, *Nano Lett.* **2009**, *9*, 3934.
- [107] Y. Lee, J. Y. Oh, T. R. Kim, X. Gu, Y. Kim, G.-J. N. Wang, H.-C. Wu, R. Pfattner, J. W. F. To, T. Katsumata, D. Son, J. Kang, J. R. Matthews, W. Niu, M. He, R. Sinclair, Y. Cui, J. B. H. Tok, T.-W. Lee, Z. Bao, *Adv. Mater.* **2018**, *30*, 1704401.
- [108] a) A. C. Cavazos Sepulveda, M. S. Diaz Cordero, A. A. A. Carreño, J. M. Nassar, M. M. Hussain, *Appl. Phys. Lett.* **2017**, *110*, 134103; b) J. P. Rojas, A. Arevalo, I. G. Foulds, M. M. Hussain, *Appl. Phys. Lett.* **2014**, *105*, 154101.
- [109] J. Kim, M. Lee, H. J. Shim, R. Ghaffari, H. R. Cho, D. Son, Y. H. Jung, M. Soh, C. Choi, S. Jung, K. Chu, D. Jeon, S.-T. Lee, J. H. Kim, S. H. Choi, T. Hyeon, D.-H. Kim, *Nat. Commun.* **2014**, *5*, 5747.
- [110] D.-Y. Khang, H. Jiang, Y. Huang, J. A. Rogers, *Science* **2006**, *311*, 208.
- [111] Y. Shan, A. K. Kalkan, C.-Y. Peng, S. J. Fonash, *Nano Lett.* **2004**, *4*, 2085.
- [112] Z. Xue, M. Sun, T. Dong, Z. Tang, Y. Zhao, J. Wang, X. Wei, L. Yu, Q. Chen, J. Xu, Y. Shi, K. Chen, P. Roca i Cabarrocas, *Nano Lett.* **2017**, *17*, 7638.
- [113] T. Dong, Y. Sun, Z. Zhu, X. Wu, J. Wang, Y. Shi, J. Xu, K. Chen, L. Yu, *Nano Lett.* **2019**, *19*, 6235.
- [114] C. Liu, B. Yao, T. Dong, H. Ma, S. Zhang, J. Wang, J. Xu, Y. Shi, K. Chen, L. Gao, L. Yu, *npj 2D Mater. Appl.* **2019**, *3*, e027696.
- [115] C. Liu, B. Yao, T. Dong, H. Ma, S. Zhang, J. Wang, J. Xu, Y. Shi, K. Chen, L. Gao, L. Yu, *npj 2D Mater. Appl.* **2019**, *3*, 23.
- [116] D. Akinwande, N. Petrone, J. Hone, *Nat. Commun.* **2014**, *5*, 5678.
- [117] Y. Lee, S. Bae, H. Jang, S. Jang, S.-E. Zhu, S. H. Sim, Y. I. Song, B. H. Hong, J.-H. Ahn, *Nano Lett.* **2010**, *10*, 490.
- [118] S. Chun, Y. Choi, W. Park, *Carbon* **2017**, *116*, 753.
- [119] Y. Wang, R. Yang, Z. Shi, L. Zhang, D. Shi, E. Wang, G. Zhang, *ACS Nano* **2011**, *5*, 3645.
- [120] M. Gonzalez, F. Axisa, M. V. Bulcke, D. Brosteaux, B. Vandeveld, J. Vanfleteren, *Microelectron. Reliab.* **2008**, *48*, 825.
- [121] S.-Y. Min, T.-S. Kim, B. J. Kim, H. Cho, Y.-Y. Noh, H. Yang, J. H. Cho, T.-W. Lee, *Nat. Commun.* **2013**, *4*, 1773.
- [122] Y. Sun, T. Dong, J. Wang, J. Xu, K. Chen, P. Roca i Cabarrocas, L. Yu, *Appl. Phys. Lett.* **2019**, *114*, 233103.
- [123] a) X. Gong, R. Zhao, X. Yu, *J. Microelectromech. Syst.* **2018**, *27*, 164; b) D. Sacchetto, G. D. Micheli, Y. Leblebici, *Proc. IEEE* **2012**,

- 100, 2008; c) R. M. Y. Ng, T. Wang, F. Liu, X. Zuo, J. He, M. Chan, *IEEE Electron Device Lett.* **2009**, *30*, 520.
- [124] a) E. Bernard, T. Ernst, B. Guillaumot, N. Vulliet, P. Coronel, T. Skotnicki, S. Deleonibus, O. Faynot, *IEEE Trans. Electron Devices* **2009**, *56*, 1243; b) C. Dupre, A. Hubert, S. Becu, M. Jublot, V. Maffini-Alvaro, C. Vizios, F. Aussenac, C. Arvet, S. Barnola, J. Hartmann, G. Garnier, F. Allain, J. Colonna, M. Rivoire, L. Baud, S. Pauliac, V. Loup, T. Chevolleau, P. Rivallin, B. Guillaumot, G. Ghibaudo, O. Faynot, T. Ernst, S. Deleonibus, presented at *2008 IEEE International Electron Devices Meeting*, December **2008**; c) W. W. Fang, N. Singh, L. K. Bera, H. S. Nguyen, S. C. Rustagi, G. Q. Lo, N. Balasubramanian, D. Kwong, *IEEE Electron Device Lett.* **2007**, *28*, 211.
- [125] B. H. Lee, M. H. Kang, D. C. Ahn, J. Y. Park, T. Bang, S. B. Jeon, J. Hur, D. Lee, Y. K. Choi, *Nano Lett.* **2015**, *15*, 8056.
- [126] a) J. Y. Oh, J. T. Park, H. J. Jang, W. J. Cho, M. S. Islam, *Adv. Mater.* **2014**, *26*, 1929; b) L. Fonseca, J.-D. Santos, A. Roncaglia, D. Narducci, C. Calaza, M. Salleras, I. Donmez, A. Tarancon, A. Morata, G. Gadea, L. Belsito, L. Zulian, *Semicond. Sci. Technol.* **2016**, *31*, 084001.
- [127] P.-J. Li, Z.-M. Liao, X.-Z. Zhang, X.-J. Zhang, H.-C. Zhu, J.-Y. Gao, K. Laurent, Y. Leprince-Wang, N. Wang, D.-P. Yu, *Nano Lett.* **2009**, *9*, 2513.
- [128] a) Q. Fang, Q. Shang, L. Zhao, R. Wang, Z. Zhang, P. Yang, X. Sui, X. Qiu, X. Liu, Q. Zhang, Y. Zhang, *J. Phys. Chem. Lett.* **2018**, *9*, 1655; b) L. Li, L. Gu, Z. Lou, Z. Fan, G. Shen, *ACS Nano* **2017**, *11*, 4067;