

High-Performance S/D-First IGZO TFTs Integrated With p-Type Si Nanowire FETs for Complementary Logic

Le Weng[#], Wentao Qian[#], Shuo Zhang, Zhinong Yu*, Junzhan Wang*, Linwei Yu*

Abstract—High-performance complementary logic requires process-compatible n-type and p-type devices with low degradation. Here, we report the heterogeneous integration of source/drain-first (S/D-first) IGZO TFTs with in-plane solid-liquid-solid (IPSLs)-grown p-type Si nanowire (SiNW) FETs for complementary logic. The S/D-first process effectively suppresses lithography-induced channel damage, thereby enabling that the field-effect mobility of IGZO TFT increases to $31.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, while the subthreshold swing decreases 166 mV dec^{-1} . Meanwhile, the p-SiNW FETs exhibit a field-effect mobility of $54 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and a subthreshold swing of $\sim 117 \text{ mV dec}^{-1}$. Based on these complementary devices, low-power inverters as well as NOR, NAND, and AND logic gates are demonstrated, confirming the feasibility of combining the n-IGZO TFTs and p-SiNW FETs for heterogeneous complementary logic integration.

Index Terms— Complementary logic, sputtered IGZO, in-plane solid-liquid-solid (IPSLs), p-type SiNW FETs, heterogeneous integration

I. INTRODUCTION

Both p-type and n-type devices are essential for realizing low-temperature complementary logic circuits[1]. In recent years, p-type FETs based on IPSLS-grown Si nanowires (SiNWs) are attractive pull-up devices owing to their well-defined one-dimensional channels, low leakage current, and superior electrostatic control with top-gate architectures[2-4]. To pair with these p-type devices, IGZO TFTs serve as ideal n-type pull-down candidates because of their high electron mobility, low off-state current, and low-temperature processability[5-7]. However, realizing scalable SiNW/IGZO complementary logic requires n-IGZO TFTs that can be lithographically defined while maintaining high channel quality. Existing lithography-based IGZO TFT

processes, such as protective-layer or self-aligned schemes[8, 9], often rely on additional etching, plasma treatment, or thermal repair steps, which increase process complexity and may introduce channel or interface damage. Moreover, in conventional IGZO-first processes, the IGZO channel is deposited before source/drain (S/D) formation, exposing the active layer directly to photoresist coating, development, lift-off solvents, and metal deposition. Such process exposure can induce organic residues, surface disorder, oxygen-vacancy-related defects, and nonideal contact regions, resulting in degraded mobility, enlarged subthreshold swing (SS), and reduced current drivability[10]. Therefore, a damage-minimized and lithography-compatible IGZO process is imperative for realizing well-matched n-type pull-down devices for SiNW/IGZO complementary logic.

In this work, we develop an S/D-first process for integrating n-type IGZO TFTs with IPSLS-grown p-SiNW FETs. By defining the S/D electrodes before IGZO deposition, this process suppresses lithography-induced channel degradation, improves contact/access transport, and reduces charge trapping at the gate-dielectric/IGZO interface. The optimized n-IGZO TFTs exhibit enhanced mobility, steeper subthreshold swing, and an on/off current ratio exceeding 10^7 , providing adequate drive capability and effective current matching with the p-SiNW FETs. Based on these complementary devices, planar complementary inverters, alongside NOR, NAND, and AND logic gates are successfully demonstrated.

II. EXPERIMENT

IGZO TFTs with width/length of $50/10 \text{ }\mu\text{m}$ were fabricated using IGZO-first and S/D-first process sequences, differing only in the formation order of the 30-nm Ni S/D electrodes and 20-nm IGZO channel. The IGZO film was sputtered in an Ar/O₂ atmosphere with a flow ratio of 10:1 at 5 Pa and 100 W, followed by annealing at 300 °C in N₂ for 30 min. A 6/9-nm-thick Al₂O₃/HfO₂ bilayer was deposited by ALD as the gate dielectric, followed by a 60-nm Ni top gate.

For p-SiNW FETs, AZ5214 photoresist was patterned on 500-nm SiO₂, followed by cyclic ICP etching using C₄F₈/O₂ plasma to form terraced guiding steps. Subsequently, a 5-nm indium (In) layer was thermally evaporated on the side of steps and then treated by H₂ plasma at 200 °C in the PECVD system to form discrete In droplets. After 10-nm a-Si deposition, the temperature was raised to 300 °C to melt In droplets again, making them absorb a-Si at the front end while precipitate crystalline SiNWs at the rear end along the guiding steps. Then, 30-nm Ni S/D electrodes, a 6/9-nm Al₂O₃/HfO₂ gate dielectric,

This work was supported in part by the National Natural Science Foundation of China for Distinguished Young Scholars under Grant No. 62325403 (L.Y.), National Basic Research Program of China under Grant No. 2024YFA1208900 (J.W.). (Corresponding authors: Linwei Yu, Junzhan Wang and Zhinong Yu)

L. Weng, W. Qian, J. Wang and L. Yu are with School of Electronic Science and Engineering/National Laboratory of Solid-State Microstructures, Nanjing University, Nanjing 210093, China(e-mail: yulinwei@nju.edu.cn, wangjz@nju.edu.cn).

S. Zhang and Z. Yu are with School of Optics and Photonics, Beijing Engineering Research Center of Mixed Reality and Advanced Display, Beijing Institute of Technology, Beijing 100081, China(e-mail: znyu@bit.edu.cn).

L. Weng and W. Qian contributed equally to this work




Fig. 1 Schematic cross-section of the (a) IGZO-first and (b) S/D-first TFTs. (c) Measured transfer characteristics and hysteresis curves of two TFTs. The inset shows an optical image of the S/D-first TFT. (d) Benchmark plot of μ_{FE} versus SS for Al₂O₃ and/or HfO₂-based devices.




Fig. 2 (a) Measured O 1s XPS spectrum and peak fitting of the S/D-first sample. The inset shows AFM morphology of the S/D-first sample (5×5 μm). (b) Comparison of the O 1s chemical-state composition and surface roughness of the IGZO-First and S/D-First samples. (c) Measured output characteristics of the IGZO-First and S/D-First TFT. (d) The corresponding V_{TH} extracted from the measured transfer curves under different stress times.

and a 60-nm Ni top gate were sequentially formed.

For the inverters and logic gates, p-SiNWs were first fabricated with patterned S/D electrodes, followed by IGZO deposition, common ALD gate dielectric formation, and Ni top-gate patterning.

III. RESULTS AND DISCUSSION

Fig. 1 compares the structures and electrical characteristics of IGZO TFTs fabricated via IGZO-first and S/D-first process sequences. Compared with the IGZO-first process shown in Fig. 1(a), the S/D-first process shown in Fig. 1(b) defines the Ni source/drain electrodes before IGZO deposition, thereby preventing the active IGZO channel from direct exposure to subsequent S/D lithography and patterning. The transfer characteristics in Fig. 1(c) show that the S/D-first TFT exhibits steeper turn-on behavior and higher current drivability. After optimization, the field-effect mobility (μ_{FE}) of the S/D-first IGZO TFT increases from 7.79 to 31.4 cm² V⁻¹ s⁻¹, while the SS decreases from 605 to 166 mV dec⁻¹, with an on/off current ratio exceeding 10⁷. It also shows a smaller hysteresis of 11 mV than the IGZO-first TFT (52 mV). The benchmark plot in Fig. 1(d) further shows that the S/D-first device achieves a highly




Fig. 3 (a) Fabrication process flow of the p-SiNW FETs. (b) Schematic structure of the top-gate p-SiNW FET. (c) Measured SEM image of the guided SiNWs (Scalebar: 200nm). (d) Measured transfer characteristics of the p-SiNW FET measured at different V_D . (e) Measured output characteristics of the p-SiNW FET.

competitive SS and μ_{FE} relative to reported IGZO TFTs with Al₂O₃ and/or HfO₂-based gate dielectrics[11-20].

To clarify the origin of the improved performance in the S/D-first TFTs, XPS, AFM, output, and bias-stress analyses were performed, as shown in Fig. 2. The O 1s spectra in Fig. 2(a) were deconvoluted into metal-oxygen bonds (M-O-M), oxygen vacancy related components (M-Vo) and hydroxyl-related (M-OH) components. For the IGZO-first sample, the M-O-M fraction is 58.70%, while the M-Vo component reaches 35.17%, indicating substantial process-induced degradation of the IGZO surface. In contrast, the S/D-first sample shows an increased M-O-M fraction of 76.19% and a reduced M-Vo fraction of 17.78%. Together with its smoother AFM surface, these results indicate a denser metal-oxygen network with fewer oxygen vacancy related defects. Beyond improving channel quality, the S/D-first architecture enhances gate control over the contact regions. As shown in Fig. 2(c), its current advantage becomes pronounced at high V_{GS} , where the larger low- V_D output conductance and nearly linear behavior indicate improved carrier injection and reduced effective on-state contact resistance. After 3600 s of PBS and NBS at $V_{GS} = \pm 2$ V ($E_{ave} = 1.33$ MV/cm), the S/D-first TFT exhibits threshold-voltage shifts (ΔV_{TH}) of 127 and -105 mV, respectively, versus 766 and -756 mV for the IGZO-first TFT, as shown in Fig. 2(d). Given their different initial V_{TH} values (1.05 and -1.25 V for S/D-first and IGZO-first TFT, respectively), the smaller normalized shift $\Delta V_{TH}/|V_{OV}|$ of the S/D-First TFT, where $V_{OV} = V_{GS} - V_{TH}$, further confirms improved channel and interface quality and electrical stability.

Despite these advantages, the S/D-first process may cause nonuniform IGZO coverage near electrode edges and restrict the choice of contact metals and thermal budget. These issues can be mitigated through thickness optimization and stable contact materials.

Fig. 3(a) summarizes the SiNW FET device fabrication process, in which three-tier guiding steps are formed by cyclic ICP etching to guide the subsequent SiNW growth. Fig. 3(b) illustrates the top-gate SiNW FET structure, while Fig. 3(c) presents an SEM image of orderly SiNWs with diameters of approximately 25 nm, which are contacted by the S/D metal




Fig.4 (a) SEM image and circuit schematic of the inverter composed of a p-SiNW FET and an n-IGZO TFT (Scalebar: 100 μm). (b) Enlarged image showing the integrated channels region (Scalebar: 10 μm). (c) Measured transfer characteristics of ten n- and p-FETs ($|V_D| = 0.1$ V). (d) Measured voltage transfer characteristics and gain of the inverter. (e) Measured dynamic waveforms of the inverter at 1 kHz square-wave input. (f) Measured static power consumption of the inverter.

electrodes with a channel width of 3 μm. The representative p-SiNW FET in Figs. 3(d)-(e) exhibits typical p-type behavior, an I_{ON}/I_{OFF} exceeding 10^7 and a minimum SS of 106 mV dec^{-1} , indicating effective electrostatic gate control over the SiNW channels. The output characteristics show clear gate-dependent current modulation, which can be ascribed to the low-resistance contact between the Ni S/D electrodes and the SiNWs.

Based on optimized n-IGZO TFTs and IPSLS-grown p-SiNW FETs, planar complementary inverters were fabricated. Figs. 4(a) and 4(b) show the inverter layout, equivalent circuit, and enlarged integrated region, where the IGZO and SiNW channels are connected at the output node. Fig. 4(c) shows the transfer characteristics of ten p/n FET pairs, confirming reproducible current matching required for balanced and low-power inverter operation. The voltage transfer characteristics in Fig. 4(d) exhibit clear switching with increasing gain as V_{DD} increases, reaching a peak value of 15 at $V_{DD} = 3$ V. The dynamic response of the inverter was further evaluated using a 1 kHz square-wave input varying between 0 and 3 V. As shown in Fig. 4(e), the inverter exhibits full-swing output with rise and fall times of 11 and 13 μs, respectively. Fig. 4(f) shows pW-level minimum static power across different V_{DD} values, enabled by the low off-state currents of both transistors. The gate-leakage-induced current upturns in Fig. 4(c) only slightly increase the residual power near $V_{IN} = \pm V_{DD}$, but does not compromise its low-power operation. Further reductions can be achieved by optimizing V_{TH} alignment, SS, gate-dielectric quality, and gate-overlap area.

Further, complementary NOR, NAND, and AND gates were demonstrated, as shown in Fig. 5. Their optical images and




Fig.5 (a) Optical images of the fabricated NOR, NAND, and AND gates (Scalebar: 50 μm). (b) Corresponding circuit schematics of the p-SiNW/n-IGZO complementary logic gates. (c) Measured transient input and output characteristics of complementary logic gates.

Material (p/n)	SS (p/n) (V/dec)	V_{DD} (V)	Gain	Static power	Ref
SnO+ IGZO	28.7/ 1.84	40	24	12.5 μW	[21]
LTPS+ IGZO	0.65/ 0.25	8	114	10 μW	[22]
Te+ IGZO	0.4/ 0.6	3	75	30 nW	[23]
SiNWs+ IGZO	0.12/ 0.17	3	15	0.2 nW	This work

corresponding p-SiNW/n-IGZO circuit schematics are presented in Figs. 5(a) and 5(b). Dynamic measurements were performed at $V_{DD} = 0.3$ V by applying sequential voltage signals to $V_{IN,A}$ and $V_{IN,B}$, where input voltages of 1 and -3 V represent logic '1' and '0', respectively. The measured output signals switch consistently with the designed logic states, as shown in Fig. 5(c), confirming the correct transient operation of the SiNW/IGZO complementary logic gates. The power consumption of the logic gates was also evaluated, and the maximum static power consumption of the NOR, NAND, and AND gates remained below 25 pW under all input conditions.

Table I benchmarks the present p-SiNW/n-IGZO logic against reported IGZO-based complementary circuits. The low and closely matched SS values of 0.12 and 0.17 V/dec⁻¹, together with the high mobilities and well-matched p/n drive currents, enable an ultralow static power consumption of 0.2 nW at $V_{DD} = 3$ V. Moreover, lithographically defined SiNWs guiding steps, scalable IGZO sputtering, and conformal ALD gate dielectrics provide a practical pathway toward large-area manufacturing of the complementary logic platform.

IV. CONCLUSION

In summary, high-performance S/D-first IGZO TFTs were developed and integrated with IPSLS-grown p-SiNW FETs for complementary logic. The S/D-first process suppresses lithography-induced channel degradation, improves channel and interface quality, and lowers contact resistance, resulting in a higher mobility and smaller SS. By combining with p-SiNW FETs, low-power complementary inverters alongside NOR, NAND, and AND gates were successfully demonstrated. This work provides a scalable and process-compatible route for heterogeneous p-SiNW/n-IGZO complementary integration.

REFERENCE

- [1] H. Celiker, W. Dehaene, and K. Myny, "Multi-project wafers for flexible thin-film electronics by independent foundries," *Nature*, vol. 629, no. 8011, pp. 335-340, May 2024, doi: 10.1038/s41586-024-07306-2.
- [2] H. Yin *et al.*, "High Performance Si Nanowire TFTs With Ultrahigh on/off Current Ratio and Steep Subthreshold Swing," *IEEE Electron Device Letters*, vol. 41, no. 1, pp. 46-49, 2020, doi: 10.1109/led.2019.2953116.
- [3] W. Qian, L. Weng, W. Liao, G. Sang, J. Wang, and L. Yu, "Nanoscale Additive Manufacturing of Sub-24 nm Spacing Silicon Nanowire Arrays and High-Performance GAA FET Based on SiO₂(2)/SiN(x) Stacked Multilayers," *Nano Lett.*, vol. 26, no. 20, pp. 6611-6618, May 27 2026, doi: 10.1021/acs.nanolett.6c00801.
- [4] L. Liang *et al.*, "Extremely Uniform Growth Integration of Stacked Silicon Nanowire Channels for High-Performance Transistors via an Embedded-Precursor-Feeding Strategy," *ACS Nano*, vol. 19, no. 44, pp. 38297-38304, Nov 11 2025, doi: 10.1021/acsnano.5c09735.
- [5] W. Huo *et al.*, "High-performance InGaZnO power transistors: Effect of device structural parameters," *Applied Physics Letters*, vol. 125, no. 16, 2024, doi: 10.1063/5.0215221.
- [6] B. Bao *et al.*, "Flexible IGZO TFT Technology for Shift Register Drivers," *Advanced Electronic Materials*, vol. 10, no. 10, 2024, doi: 10.1002/aeml.202400036.
- [7] H. Liang *et al.*, "Multi-Layer Channel-All-Around InGaZnO Transistors for On-State Current and Threshold Voltage Tuning in Future CFET Applications," *IEEE Electron Device Letters*, vol. 47, no. 5, pp. 1017-1020, 2026, doi: 10.1109/led.2026.3671286.
- [8] Y. Zhang *et al.*, "Sub-100 nm Self-Aligned Top-Gate Amorphous InGaZnO Thin-Film Transistors With Gate Insulator of 4 nm Atomic-Layer-Deposited AlO_x," *IEEE Electron Device Letters*, vol. 44, no. 3, pp. 444-447, 2023, doi: 10.1109/led.2023.3237747.
- [9] H. Peng *et al.*, "Top-Gate Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistors With Magnesium Metallized Source/Drain Regions," *IEEE Transactions on Electron Devices*, vol. 67, no. 4, pp. 1619-1624, 2020, doi: 10.1109/ted.2020.2975211.
- [10] J. Woo Hong *et al.*, "Reactive ion etching of indium gallium zinc oxide (IGZO) and chamber cleaning using low global warming potential gas," *Applied Surface Science*, vol. 671, 2024, doi: 10.1016/j.apsusc.2024.160692.
- [11] S. R. Bhalerao, D. Lupo, and P. R. Berger, "Flexible Thin Film Transistor (TFT) and Circuits for Internet of Things (IoT) based on Solution Processed Indium Gallium Zinc Oxide (IGZO)," presented at the 2021 IEEE International Flexible Electronics Technology Conference (IFETC), 2021.
- [12] S. Hu *et al.*, "Study of the Correlation between the Amorphous Indium-Gallium-Zinc Oxide Film Quality and the Thin-Film Transistor Performance," *Nanomaterials (Basel)*, vol. 11, no. 2, Feb 18 2021, doi: 10.3390/nano11020522.
- [13] J. Meza-Arroyo *et al.*, "Ultra-dry air plasma treatment for enhancing the dielectric properties of Al(2)O(3)-GPTMS-PMMA hybrid dielectric gate layers in a-IGZO TFT applications," *Nanotechnology*, vol. 32, no. 13, p. 135203, Mar 26 2021, doi: 10.1088/1361-6528/abd277.
- [14] Q. Shi *et al.*, "Al(2)O(3)/HfO(2) Nanolaminate Dielectric Boosting IGZO-Based Flexible Thin-Film Transistors," *Nanomicro Lett.*, vol. 14, no. 1, p. 195, Sep 27 2022, doi: 10.1007/s40820-022-00929-y.
- [15] D.-G. Yang *et al.*, "Performance and stability of amorphous In-Ga-Zn-O thin film transistors involving gate insulators synthesized at low temperatures," *Journal of Alloys and Compounds*, vol. 729, pp. 1195-1200, 2017, doi: 10.1016/j.jallcom.2017.09.270.
- [16] K. Ahn, M. M. Islam, Y. Chang, and J. Jang, "Highly Robust Spray-Pyrolyzed Al₂O₃ Gate Insulator for Flexible a-IGZO Thin-Film Transistors for Low-Power Displays," *physica status solidi (a)*, vol. 222, no. 9, 2025, doi: 10.1002/pssa.202400894.
- [17] K.-M. Lee, B.-K. Ju, and S.-H. Choi, "a-InGaZnO Thin-Film Transistors With Novel Atomic Layer-Deposited HfO₂ Gate Insulator Using Two Types of Reactant Gases," *IEEE Transactions on Electron Devices*, vol. 70, no. 1, pp. 127-134, 2023, doi: 10.1109/ted.2022.3223322.
- [18] W. J. Kang *et al.*, "Non-ideal current drop behavior in ultra-thin inorganic a-InGaZnO thin film transistors," *Journal of Materials Science: Materials in Electronics*, vol. 28, no. 11, pp. 8231-8237, 2017, doi: 10.1007/s10854-017-6534-1.
- [19] R. Yao *et al.*, "Low-temperature fabrication of sputtered high-k HfO₂ gate dielectric for flexible a-IGZO thin film transistors," *Applied Physics Letters*, vol. 112, no. 10, 2018, doi: 10.1063/1.5022088.
- [20] X. Ji, Y. Yuan, X. Yin, S. Yan, Q. Xin, and A. Song, "High-Performance Thin-Film Transistors With Sputtered IGZO/Ga₂O₃ Heterojunction," *IEEE Transactions on Electron Devices*, vol. 69, no. 12, pp. 6783-6788, 2022, doi: 10.1109/ted.2022.3216559.
- [21] J. Zhang *et al.*, "High Performance Complementary Circuits Based on p-SnO and n-IGZO Thin-Film Transistors," *Materials (Basel)*, vol. 10, no. 3, Mar 21 2017, doi: 10.3390/ma10030319.
- [22] H. Kim, D. Y. Jeong, S. Lee, and J. Jang, "A High-Gain Inverter With Low-Temperature Poly-Si Oxide Thin-Film Transistors," *IEEE Electron Device Letters*, vol. 40, no. 3, pp. 411-414, 2019, doi: 10.1109/led.2019.2893194.
- [23] T. Kim *et al.*, "Growth of high-quality semiconducting tellurium films for high-performance p-channel field-effect transistors with wafer-scale uniformity," *npj 2D Materials and Applications*, vol. 6, no. 1, 2022, doi: 10.1038/s41699-021-00280-7.